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Memory effects are ubiquitous in nature and are particularly relevant at the nanoscale where the
dynamical properties of electrons and ions strongly depend on the history of the system, at least
within certain time scales. We review here the memory properties of various materials and sys-
tems which appear most strikingly in their non-trivial time-dependent resistive, capacitative and
inductive characteristics. We describe these characteristics within the framework of memristors,
memcapacitors and meminductors, namely memory circuit elements whose properties depend on
the history and state of the system. We examine basic issues related to such systems and critically
report on both theoretical and experimental progress in understanding their functionalities. We
also discuss possible applications of memory effects in various areas of science and technology
ranging from digital to analog electronics, biologically-inspired circuits, and learning. We finally
discuss future research opportunities in the field.
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I. INTRODUCTION
The concept of memory may assume various connota-
tions in different contexts. For instance, when referring
to humans, we generally mean the act of recalling past
experiences. In the context of computer architectures,
we mean the ability to store digital information for use
in computation. In fact, if we look closer to these two
examples - or any other case in which the word “mem-
ory” is used - we realize that they all share a common
thread that allows us to define it as follows: memory
is the ability to store the state of a system at a given
time, and access such information at a later time. The
physical process of storing such information may be real-
ized in a variety of ways. In the brain, for instance, the
information seems to be stored in the synapses (or con-
nections) that are established among different neurons
via the chemicals that are released when the synapses
are excited by ionic (action) potentials (Kandel et al.,
2000). In computer memories of present use a bit of in-
formation can be either stored as a charge in a capacitor
(or transistor gate) (Lai, 2008) or as spin polarization
of certain magnetic materials (Bratkovsky, 2008). Ulti-
mately, all these examples show that a memory state is
related to some dynamical properties of the constituents
of condensed matter, namely electrons and ions. Indeed,
a closer look would show that history-dependent features
are related to how electrons and/or ions rearrange their
state in a given material under the effect of external per-
turbations. It is then not surprising that understanding
how memory arises in physical systems requires us to ana-
lyze the properties of materials at the nanoscale. In turn,
as we will emphasize in this review, memory will emerge
quite naturally in systems of nanoscale dimensions: the
change of state of electrons and ions is not instantaneous,
and it generally depends on the past dynamics (Di Ven-
tra, 2008). This means that the resistive, capacitive
and/or inductive properties of these systems show inter-
esting time-dependent (memory) features when subject
to time-dependent perturbations. In other words, the
systems we will be discussing in this review demonstrate
properties of memristors (Chua, 1971), memcapacitors
or meminductors (Di Ventra et al., 2009), namely circuit
elements whose resistance, capacitance and inductance,
respectively, depends on the past states through which
the system has evolved.
Our scope for this review is then two-fold. On the one
hand, we will briefly examine the most likely microscopic
physical mechanisms that lead to storing of information
in several complex materials and nanoscale systems. Our
choice of not delving too much into all possible explana-
tions for each material and/or system is because, in many
instances, these mechanisms are still not completely clear
or not agreed upon. Therefore, each case would require
an extensive review by itself. For instance, in some cor-
related oxides it is not completely clear whether the de-
pendence on the past dynamics emerges only from the
formation of structural transitions, or an electronic cor-
related state forms as well, and whether these two can,
under certain conditions, be separated (Cavalleri et al.,
2004; Imada et al., 1998; Marezio et al., 1972). In the
same vein, the spin response of certain systems shows
a peculiar history-dependence upon time-dependent bias
(Pershin and Di Ventra, 2009). However, the relation be-
tween spin and charge memory effects has not been fully
explored. Moreover, mechanisms of resistance switching
in some materials (Yang et al., 2008) are not yet fully un-
derstood, and are sometimes explained based on totally
different physical phenomena (Wu and McCreery, 2009;
Yang et al., 2008). We will briefly investigate these and
other open questions and critically analyze the results
in the existing literature. We will also point out pos-
sible future research directions to explore them in more
depth. Clearly, space limitations do not allow us to cover
the huge existing literature on materials/systems that ex-
hibit memory features. We will then select specific cases
that are particularly instructive, and are representative
of larger classes of memory systems.
Irrespective - and this is the main scope of this re-
view - for almost all memory examples considered we are
in a position to state the general framework in which
this memory fits. We will indeed show that essentially
all systems that exhibit memory fall in one or more of
the above categories of memory-circuit elements. This
last aspect is not just an academic exercise. Rather,
the classification of physical processes in the context of
memory-circuit elements sheds more light on the phys-
ical mechanisms at play, and suggests new ways these
systems could be combined to obtain new functionali-
ties. For instance, by realizing that the potassium and
sodium channel conductances in the classic nerve mem-
brane model of neurons (Hodgkin and Huxley, 1952) can
in fact be both identified as memristive (Chua, 1971),
has recently inspired these authors to formulate a sim-
ple electronic memristive circuit that accomplishes the
tasks of learning and associative memory of neurons and
their networks (Pershin and Di Ventra, 2010a). Like-
wise, the memcapacitive properties enabled by the metal-
insulator transition of certain oxides, like VO2, have sug-
gested ways to tune the frequency response of metama-
terials (Driscoll et al., 2009b).
The review is then organized as follows: In section II
we introduce the notion of memory circuit elements, de-
scribe their general properties and give one simple exam-
3ple for each memory circuit element. This mathematical
framework will be the basis upon which all memory prop-
erties of the materials and systems we introduce later in
the review will be discussed. We will then discuss ac-
tual systems that show memristive (section III), mem-
capacitive (section IV), and meminductive (section V)
behavior based on different physical properties that lead
to memory: structure, charge and spin. In section VI,
we will consider memory systems whose structure and/or
dynamics require a more involved analysis with a combi-
nation of the three memory device classes and other basic
circuit elements, and in section VII we discuss applica-
tions ranging from information storage to biologically-
inspired circuits. Finally, we conclude in section VIII
and present our outlook for the field.
II. DEFINITION AND PROPERTIES OF MEMORY
CIRCUIT ELEMENTS
We know from classical circuit theory that there are
three fundamental circuit elements associated with four
basic circuit variables, namely the charge, voltage, cur-
rent and flux (or time integral of the voltage). For linear
elements these relations take the following forms:
V = RI, (1)
for a resistor of resistance R, given the current I and the
voltage response V .
q = CVC , (2)
for a capacitor of capacitance C that holds a charge q
and sustains a voltage VC and
φ = LI, (3)
when the flux φ is generated by an inductor of inductance
L when a current I flows across it. In the equations (1-3),
the constants R, C and L describe the linear response of
the resistor, capacitor and inductor.
A. General definition
From both formal and practical points of view
the above relations (1-3) can be generalized to time-
dependent and non-linear responses. In addition, all re-
sponses may depend not only on the circuit variables
(such as current, charge, voltage or flux) but also on
other state variables. The latter ones follow their own
equations of motion and they provide memory to the sys-
tem (we will give explicit examples of these variables as
we go along with the review).
Discrete memory elements - If u(t) and y(t) are any
two complementary constitutive circuit variables (cur-
rent, charge, voltage, or flux) denoting input and output
of the system, respectively, and x is an n-dimensional vec-
tor of internal state variables, we may then postulate the
               
Memristor     Memcapacitor    Meminductor 
FIG. 1 Symbols of the three different devices defined in
the text: memristor, memcapacitor, and meminductor. The
same symbols are used to represent the more general classes
of memristive, memcapacitive, and meminductive systems.
These devices are generally asymmetric as indicated by the
black thick line. The following convention could then be used
whenever possible or appropriate: when a positive voltage is
applied to the second (upper) terminal with respect to the
terminal denoted by the black thick line, the memory device
goes into a state of high resistance, capacitance or inductance,
respectively. Correspondingly, the device goes into a state
of low resistance, capacitance or inductance when a negative
voltage (with respect to the lower terminal) is applied.
existence of the following nth-order u-controlled mem-
ory element as that defined by the equations (Di Ventra
et al., 2009)
y(t) = g (x, u, t)u(t) (4)
x˙ = f (x, u, t) . (5)
Here, g is a generalized response, and f is a continuous
n-dimensional vector function. Generally, the relation
between current and voltage defines a memristive sys-
tem (Chua and Kang, 1976), while the relation between
charge and voltage specifies a memcapacitive system (Di
Ventra et al., 2009), and the flux-current relation gives
rise to a meminductive system (Di Ventra et al., 2009).
Two other pairs (charge-current and voltage-flux) are
linked through equations of electrodynamics, and there-
fore do not define any elements. Devices defined by the
relation of charge and flux (which is the time integral of
the voltage) are not considered as a separate group since
such devices can be redefined in the current-voltage ba-
sis (Chua and Kang, 1976). Memristors (short for mem-
ory resistors) (Chua, 1971), memcapacitors (for memory
capacitors) (Di Ventra et al., 2009) and meminductors
(memory inductors) (Di Ventra et al., 2009) are special
ideal instances of memristive, memcapacitive and memin-
ductive systems whose definitions are given in what fol-
lows.
Continuous memory elements - Furthermore, there are
systems in which the internal state is described by a con-
tinuous function or functions instead of discrete variables.
An example of such a situation is spintronics memristive
systems (Pershin and Di Ventra, 2008b) whose spin polar-
ization density (defining the internal state of the device)
is a function of coordinates. Therefore, in order to cover
such cases, the definition of memory elements given by
equations (4-5) has to be generalized appropriately. This
4can be done in the following way
y(t) = g (X(s, t), u, t)u(t) (6)
X˙(s, t) = f (X(s, t), u, t) . (7)
where, generally, X(s, t) is a vector-function (such as
a spin-polarization density), s symbolically represents
a set of continuous variables (such as coordinates) and
g(...) and f(...) are now functionals. We will call phys-
ical systems described by equations (6-7) continuous u-
controlled memory elements.
Stochastic memory elements - Finally, the state vari-
ables - whether defining a continuous or a discrete set
of states - may follow a stochastic differential equation
rather than a deterministic one. In this case, assuming
the input u(t) to be deterministic, we may formally define
u-controlled stochastic memory elements as
{y(t)}ξ = {g (x, u, t)}ξ u(t) (8)
x˙ = f (x, u, t) +H(x)ξ(t), (9)
for discrete states, and similarly for continuous states.
Here, H(x) is some n × n matrix function of the state
variables allowing for coupling of the noise components,
and ξ(t) is an n-dimensional vector of noise terms defined
by
〈ξi(t)〉 = 0, 〈ξi(t)ξj(t′)〉 = kij(t, t′), i, j = 1, · · · , n ,
(10)
where the symbol 〈· · · 〉 indicates ensemble average, and
kij(t, t
′) is the autocorrelation matrix. The symbol
{· · · }ξ has then the meaning of a realization of the
stochastic process ξ(t). For white noise on each indepen-
dent state variable we can choose kij(t, t
′) = Γiδijδ(t−t′)
with Γi some constants. For colored noise, one would
have different autocorrelation functions. For instance,
for uncoupled colored noises on each state variable we
could choose the noise to follow the stochastic differen-
tial equations (i = 1, · · · , n)
ξ˙i(t) = − 1
τi
ξi(t) + li(t), (11)
with li(t) white noise defined by 〈li(t)〉 = 0 and 〈li(t)〉 =
Γiδ(t− t′), and 1/τi the frequencies (colors) of the noise.
To the best of our knowledge, stochastic memory ele-
ments have not been thoroughly studied in literature even
though we anticipate many interesting and important ef-
fects due to noise in these systems.
Figure 1 shows the circuit symbols of memristor, mem-
capacitor, and meminductor. The same symbols are used
for memristive, memcapacitive, and meminductive sys-
tems. In the following sections we will discuss in detail
these three memory elements and their properties. Since
the majority of examples we provide in this review re-
gard discrete memory elements, we will drop the word
“discrete” in those cases, and explicitly specify when the
elements are continuous or stochastic.
Type I Type II
y (t) y (t)
u (t) u (t)  
(t)(t) g g 
( )( ) u tu t
FIG. 2 The pinched hysteresis loop of memory elements when
subject to a periodic stimulus can be “self-crossing” (type I
crossing behavior) or not (type II crossing behavior). The
latter property often (but not always) arises when the state
dynamics function f and the response function g are even
functions of the input variable u.
B. Hysteresis loops
Here, we point out that a distinctive signature of mem-
ory devices is a hysteresis loop. Such loops are very fre-
quently reported in experimental papers when the re-
sponse function g(t) or the function y(t) (or both) are
plotted versus u(t). The shape of a loop is determined by
both the device properties and the input u(t) applied. In
particular, it depends on both amplitude and frequency
of the input. Therefore, the input u(t) should be fully
specified when measurement results are reported, which
is regrettably not always the case in the existing litera-
ture.
Let us now consider the situation in which hystere-
sis loops are well defined in the sense that y(t) and g(t)
are periodic with a period T of the applied ac voltage.
This may not be always the case, for example, if equa-
tion (5) involves a stochastic component, or when the
switching gradually occurs only in one direction. There
are some common properties of these hysteresis loops.
First of all, we note that as it follows from equation
(4) for well-defined generalized response functions g (by
“well-defined” we mean g 6= 0 and g 6= ±∞), the func-
tion y(t) hysteresis loop passes through the origin (y is
zero whenever u is zero and vice versa). This is called a
“pinched” hysteresis loop. A pinched loop may be “not
self-crossing” or “self-crossing” (see figure 2).
5The symmetry of equations (4-5) does not always de-
fine the type of crossing. However, as it follows from ex-
amples considered in this review, “not self-crossing” loops
are very often observed when g (x, u) and f (x, u) are even
functions of u. We emphasize that this is not a necessary
condition for “not self-crossing”. For instance, in the case
of unipolar resistance switching (section III.B.2), g (x, u)
and f (x, u) are even functions of u, but I − V hysteresis
loops show “self-crossing”. In the opposite case, when
f (x, u) is an odd function of u, “self-crossing” behavior
of y − u curves is more common.
The feature of “not self-crossing” loops is observed, for
example, in the case of thermistors and elastic memca-
pacitive systems (see, e.g., sections III.A and IV.A.2).
We define this hysteresis of type II crossing behavior be-
cause it normally results in a double loop in the response
g as a function of the input (see figure 2, right panel).
The other type of hysteresis - shown in the left panel of
figure 2 - involves typically a single loop in the response
g as a function of the input. Therefore, we call such a
hysteresis of type I crossing behavior.
We also note that there are situations when the re-
sponse function g becomes zero or infinite when y = 0 or
u = 0 as in the example of superlattice memcapacitive
systems considered in section IV.B.1. In this situation,
y−u curves do not pass through the origin. Moreover, in
some systems, additional crossings are possible at u 6= 0
as in the case of ionic channels. We will discuss this ex-
ample explicitly in section III.F.
C. Some remarks on time scales
The ability to categorize experimental systems as
memristive, memcapacitive and meminductive in terms
of general equations (4)-(5) (or their continuous and/or
stochastic counterparts) provides the opportunity to un-
derstand some of their general properties following di-
rectly from the above mentioned equations. For clarity,
let us consider discrete memory elements. The steady-
state values of x can be found as a solution of the alge-
braic equation
f (x, u0, t) = 0, (12)
which follows from Eq. (5) assuming a constant value
of the external control parameter u = u0 and the ex-
istence of a steady-state. In particular, for non-volatile
information storage, Eq. (12) should provide at least two
possible solutions at u0 = 0.
Moreover, the magnitude of f (x, u, t) in Eq. (5) can
be used to estimate the rates of change of the internal
state variables or, in other words, the relevant time scales.
This information is especially important for non-volatile
memory applications when fast writing and reading time
scales, as well as long-term data retention capability are
required. Fig. 3 shows a sketch of a one-dimensional
f(x, u) desirable for non-volatile information storage (for
the sake of simplicity we assume that f does not depend
f (x*,u)
u
+uW
-uW
uR
FIG. 3 Schematics of the function f(x∗, u) suitable for non-
volatile information storage. Here, x∗ is an intermediate value
of x, uW and uR stand for values of u used to write and
read the information, respectively. For non-volatile memory
applications, it is desirable to have zero or very small f(x, uR)
and finite f(x∗,±uW ).
explicitly time t) evaluated at a certain value of x = x∗
selected between the minimum xmin and maximum xmax
values of x (assuming that such values do exist).
Generally, the function f can be asymmetric with re-
spect to u, therefore, it can be reasonable to define ON
and OFF write times tW,± separately. In particular, the
writing time tW,± is of the order of
tW,± ∼ xmax − xmin
f(x∗,±uW ) (13)
while the change of x during the reading is of the order
of
δx ∼ f(x∗, uR)tR, (14)
where tR is the read time. In addition, Eq. (14) can
be used to determine the amount of read cycles before
the device state is altered by consecutive read operation.
Roughly, the allowed number of read operations is of the
order of
NR ∼ xmax − xmin
δx
. (15)
We also note that sequential readings of information are
not the only source leading to changes in the internal
state of the device. In some cases, the state degradation
can occur naturally, for example, because of diffusion or
certain stochastic processes. Both these effects, in fact,
can be taken into account explicitly using the formalism
of stochastic memory circuit elements given in section
II.A.
After these general considerations we are now ready to
define the three different classes of memory elements.
6D. Memristors and Memristive Systems
1. Definitions
The relation between the charge and the flux has been
recognized long ago as a missing connection between the
four different circuit variables (Chua, 1971). For the sake
of this completeness let us then postulate a relation of the
type
φ(t) = M(F (t))q(t), (16)
between the charge that flows in the system and the flux φ
- which does not need to have a magnetic interpretation.
The proportionality function M(F (t)) is some response
functional, with F (t) a time-dependent function to be
specified later. Recalling that the flux is related to the
voltage via
φ(t) =
∫ t
−∞
dt′V (t′), (17)
we can re-write equation (16) as∫ t
−∞
dt′V (t′) = M(F (t))q(t). (18)
By differentiating the above relation with respect to time,
and recalling that the current I(t) = dq/dt, we obtain
V (t) =
dM
dt′
∣∣∣∣
t′=t
q(t) +M(F (t))I(t). (19)
Let us now define the quantity
RM (t) ≡ I−1(t) dM
dt′
∣∣∣∣
t′=t
q(t) +M(F (t)), (20)
which has the dimensions of a resistance, so that equa-
tion (19) can be compactly written as
V (t) = RM (t)I(t). (21)
If the response M depends only on the charge (F (t) =
q(t)), namely M = M(q(t)), the simple chain rule
dM
dt
=
δM
δq
× dq
dt
, (22)
with δM/δq the functional derivative of M with respect
to the charge function q(t), implies that equation (20)
simplifies as
RM (q(t)) =
δM
δq
q(t) +M(q(t)), (23)
and equation (23) as
V (t) = RM (q(t))I(t) = RM
 t∫
−∞
dt′I(t′)
 I(t), (24)
where the last step is a simple substitution of q(t) with
the time integral of the current. The lower limit of inte-
gration can also be chosen zero provided
∫ 0
−∞ I(t
′)dt′ =
0. Equation (24) defines the relation between the cur-
rent and voltage but unlike its ohmic counterpart, equa-
tion (1), it is non-linear and the function RM depends
not just on the state of the system at a given time t,
but on the entire history of states through which the sys-
tem has evolved. This is in fact explicit in the functional
derivative of the response M with respect to the charge
dynamics q(t).
Relation (24) is the definition of an ideal current-
controlled memristor (Chua and Kang, 1976). It has be-
come standard in circuit theory to represent it as in fig-
ure 1. It is clear that if the response function M does not
dependent on time, we find from equation (20) that also
RM is independent of time, and equation (24) reduces to
the ohmic form (1).
A memristor with M depending only on the flux, that
is M = M(φ(t)), is instead called an ideal voltage-
controlled memristor. It is described by
V (t) = RM
 t∫
−∞
dt′V (t′)
 I(t), (25)
with the possibility of the lower limit of integration to be
zero provided
∫ 0
−∞ V (t
′)dt′ = 0.
However, as we will discuss in the following sections,
it may occur - and this is probably the norm rather than
the exception in real systems - that the response function
M depends not just on the charge that flows across the
system but also on one or more state variables that de-
termine the state of the system at any given time. This
could be, e.g., the position of oxygen vacancies in TiO2
thin films (Yang et al., 2008), which determines the re-
sistance of the film, or the temperature of a thermis-
tor (Chua and Kang, 1976), or the degree of spin po-
larization in certain structures (Pershin and Di Ventra,
2008b, 2009). Let us then group in the symbol x the
set of n possible state variables (related to a particular
device) of which we know their time evolution via the
equation
dx
dt
= f(x, I, t) (26)
where f is a continuous n-dimensional vector function.
The relation between voltage and current can then be
written as
V (t) = RM (x, I, t)I(t), (27)
and needs to be solved together with equation (26) for
the state variables dynamics. These systems (with f
and/or RM depending on I) have been called current-
controlled memristive systems (Chua and Kang, 1976).
The voltage-controlled ones are those that satisfy the re-
7lations
I(t) = G (x, V, t)V (t) (28)
x˙ = f (x, V, t) , (29)
where G is called the memductance (for memory conduc-
tance).
It might be well to point out that the classification
of memristive systems (as well as memcapacitive and
meminductive systems we discuss in the next sections)
into current-controlled and voltage-controlled types is,
in most cases, rather a matter of mathematical (or ex-
perimental) convenience. In particular, if we consider
equation (27) describing a current-controlled memristive
system and algebraically solve it with respect to the cur-
rent I (assuming a unique solution at any given time),
then we actually get the equation (28) of the voltage-
controlled memristive system. The second equation (29)
can be obtained if we substitute I obtained from equa-
tion (27) into equation (26). Thus, having equations of
a current-controlled memristive system, we can re-write
them in the form of a voltage-controlled one and vice-
versa, provided that a unique solution of equation (27)
with respect to the current, or a unique solution of equa-
tion (28) with respect to the voltage can be found.
As noted before, in real systems, it is very unlikely
that the memristor’s state depends only on the charge
that flows through the system or on the integral over the
applied voltage. In other words, ideal memristors are
probably rare - a notable exception is a small dissipa-
tive component in Josephson junctions, see section VI.B.
That is possibly the reason why many authors use these
words interchangeably so that the word “memristor” in-
dicates any resistive system with memory that satisfies
the coupled equations (27) and (26) or (28) and (29). In
fact, even the authors of the paper (Strukov et al., 2008)
which has rejuvenated this field label their TiO2 device as
memristor while, in reality, it is a memristive system. Ac-
tually, an attempt to describe the response of such mem-
ristive systems using the ideal memristor’s equation (24)
or (25) can result in inadequate results, e.g., in switch-
ing at low applied biases or currents. The experimental
evidence of ideal memristor behavior should contain, for
instance, a φ− q plot showing a single (non-linear) curve
when the device is driven by a periodic input. In this re-
view, in order to avoid additional confusion, we will use
the terms “memristor” and “memristive system” consis-
tently with the definitions given above. The same will
be applied also to ”memcapacitors” and ”memcapacitive
systems” as well as to ”meminductors” and ”meminduc-
tive systems”.
2. Properties of Memristors and Memristive Systems
There are several properties that are relevant to iden-
tifying materials and systems as memristors or memris-
tive. As anticipated in section II.B, arguably the most
important one is the appearance of a “pinched hysteretic
I Ȧ3
Ȧ1
VM
Ȧ2
FIG. 4 Schematics of a pinched hysteresis loop of a memris-
tive system subject to a periodic stimulus. The size of the
hysteresis depends on the applied voltage frequency: at low
frequencies memristive systems typically behave as non-linear
resistors, at intermediate frequencies they exhibit pinched
hysteresis loops, and at high frequencies they typically op-
erate as linear resistors. On the plot, ω1  ω2  ω3.
loop” in the current-voltage characteristics of these sys-
tems when subject to a periodic input (Chua and Kang,
1976). This is obvious from equations (27) and (26), be-
cause when V = 0 then I = 0 (and vice versa), as it
is illustrated in figure 4. In addition, if the state equa-
tion (26) has a unique solution at any given time t ≥ t0,
if the voltage (or current) is periodic, then during each
period the I − V curve is a simple loop passing through
the origin, namely there may be at most two values of the
current I for a given voltage V , if we consider a voltage-
controlled device, or two values of the voltage V for a
given current I, for a current-controlled system.
Moreover, when subject to a periodic stimulus, a mem-
ristive system typically behaves as a linear resistor in the
limit of infinite frequency, and as a non-linear resistor in
the limit of zero frequency (provided that x˙ = f (x, I) =
0 in equation (26) has a steady-state solution) - see fig-
ure 4. These last two properties can be understood quite
easily. Irrespective of the physical mechanisms that de-
fine the state of the system, at very low frequencies, the
system has enough time to adjust its value of resistance
to the instantaneous value of the voltage (or current), so
that the device behaves as a non-linear resistor. On the
other hand, at very high frequencies, there is not enough
time for any kind of resistance change during a period of
oscillations of the control parameter, so that the device
operates as a usual (typically linear) resistor (Chua and
Kang, 1976).
If RM (x, I, t) ≥ 0, namely the resistance is positive at
any given time, then the quantity (which is the energy
8stored in the system)
UM =
t∫
t0
V (τ)I(τ)dτ =
t∫
t0
I2(τ)RM (x, I, t) dτ ≥ 0
(30)
is always positive. In other words, the amount of en-
ergy removed from a memristive system cannot exceed
the amount of previously added energy: memristors and
memristive systems are passive devices. Typically, the
electrical energy transforms into heat, which is then dissi-
pated due to a heat exchange with the environment. An-
other important feature, that follows from the fact that
the current is zero when the voltage is zero (and vice
versa), is the so-called “no energy discharge property”
namely a memristive system can not store energy, like
a capacitor or an inductor. These are the main proper-
ties that we will use to identify memristive systems when
discussing practical examples.
3. Simple example: Thermistors
Let us consider one of the first identified memristive
systems: the thermistor. The latter one is a temperature-
sensitive resistor. Although all resistances generally vary
with temperature, thermistors are built of semiconduct-
ing materials that are especially sensitive to temperature,
such as different oxides of metals including manganese,
iron, nickel, cobalt, copper, and zinc. Memristive prop-
erties of thermistors are based on self-heating and were
noticed by Chua and Kang in 1976 (Chua and Kang,
1976). To show that these are indeed memristive systems,
let us consider a negative temperature coefficient (NTC)
thermistor that is described by the current-voltage rela-
tion (Sapoff and Oppenheim, 1963)
V = R0e
β
(
1
T − 1T0
)
I (31)
where the constant R0 denotes the resistance at a cer-
tain temperature T0, T is the absolute temperature of
thermistor (all temperatures are in Kelvin) and β is a
material-specific constant. It follows from equation (31)
that the resistance of NTC thermistors decreases with
temperature. The thermistor’s temperature T depends
on the power dissipated in the thermistor and is described
by the heat transfer equation
Ch
dT
dt
= V (t)I(t) + δ (Tenv − T ) (32)
where Ch is the heat capacitance, δ is the dissipation
constant of the thermistor (Chua and Kang, 1976), and
Tenv is the background (environment) temperature. In
the memristive description of thermistor, its temperature
T plays the role of the internal state variable. In order
to obtain a memristive model of thermistor, we substi-
tute V from equation (31) into equation (32). Table I
summarizes the memristive model of thermistor.
As an example of the previously mentioned equiva-
lence of current-controlled and voltage-controlled mem-
ristive system’s formulations, we would like to demon-
strate that the thermistor can alternatively be described
as a voltage-controlled memristive system. For this pur-
pose, we can express the current I from equation (31)
and substitute it into equation (32). Table II provides
a description of thermistor as a voltage-controlled mem-
ristive system. Such a transformation between current-
controlled and voltage-controlled description and vice-
versa can be easily performed for many systems. There-
fore, in the following, we will avoid giving a dual de-
scription, since very often the transformation between
different descriptions is trivial.
Figure 5 illustrates a solution of the equations given in
table II. It is worth noting that, because of the symmetry
of the equation for the internal state variable with respect
to the change of the voltage sign, the I − V lines in fig-
ure 5(b) do not self-intersect when passing through (0,0)
and, therefore, are of type-II crossing behavior (cf. figure
2). This is an interesting distinctive feature of thermis-
tor’s pinched hysteresis loops compared to others we will
discuss later. We also note that the I − V curves for the
thermistor demonstrate frequency-dependent hysteresis
typical of memristive systems.
E. Memcapacitors and Memcapacitive Systems
1. Definitions
Let us now extend the above concept of resistor with
memory to the other two fundamental circuit elements,
namely capacitors and inductors, and define correspond-
ing memory circuit elements (Di Ventra et al., 2009). It
is worth pointing out that for these memory elements a
microscopic derivation based on response functions has
not been developed yet. We thus follow the axiomatic
definitions of reference (Di Ventra et al., 2009). We will
then show in the following sections that several systems
do indeed fall within these classifications.
From equations (4) and (5) we define a voltage-
controlled memcapacitive system by the equations
q(t) = C (x, VC , t)VC(t) (33)
x˙ = f (x, VC , t) (34)
where q(t) is the charge on the capacitor at time t, VC(t)
is the corresponding voltage, and C is the memcapaci-
tance (for memory capacitance) which depends on the
state and history of the system, as it is evident in its
dependence on the state variables x. The relation
VC(t) = C
−1 (x, q, t) q(t) (35)
x˙ = f (x, q, t) (36)
defines a charge-controlled memcapacitive system, where
C−1 is an inverse memcapacitance.
9Physical system Thermistor
Internal state variable(s) Temperature, x = T
Mathematical description V = R0e
β
(
1
x
− 1
T0
)
I
dx
dt
= C−1h R0e
β
(
1
x
− 1
T0
)
I2 + C−1h δ (Tenv − x)
System type First-order current-controlled memristive system
TABLE I Memristive model of thermistor.
Physical system Thermistor
Internal state variable(s) Temperature, x = T
Mathematical description I =
[
R0e
β
(
1
x
− 1
T0
)]−1
V
dx
dt
= C−1h
[
R0e
β
(
1
x
− 1
T0
)]−1
V 2 + C−1h δ (Tenv − x)
System type First-order voltage-controlled memristive system
TABLE II Alternative memristive model of thermistor in terms of equations of voltage-controlled memristive system.
A subclass of the above systems corresponds to the
case in which the capacitance depends only on the full
history of the voltage, namely
C(t) = C
 t∫
t0
VC (τ) dτ
 . (37)
This equation defines an ideal voltage-controlled memca-
pacitor. In this case, equations (33) and (34) reduce to
q(t) = C
 t∫
t0
VC (τ) dτ
 VC(t). (38)
Similarly, for a charge-controlled memcapacitor
VC(t) = C
−1
 t∫
t0
q (τ) dτ
 q(t), (39)
where in the above two equations, the lower integra-
tion limit (initial moment of time) may be selected as
−∞, or 0 if ∫ 0−∞ VC(τ)dτ = 0 (in equation (38)) and∫ 0
−∞ q(τ)dτ = 0 (in equation (39)).
We note that in this review (similarly to the refer-
ence (Di Ventra et al., 2009)) the name “memcapacitor”
will be reserved for the special class defined by equa-
tion (38) or equation (39) which represent ideal memory
capacitors and the term “memcapacitive systems” will be
used for the broader class of elements defined by equa-
tions (33) and (34). Similarly to the case of memris-
tive systems, we expect memcapacitive systems to be the
norm rather than the exception. For the sake of clarity,
we will not use the terms ”memcapacitor” and ”memca-
pacitive systems” interchangeably.
2. Properties of Memcapacitors and Memcapacitive Systems
It follows from equation (33) or (35) that, apart from
specific cases that we will discuss later (see, e.g., sec-
tion IV.B.1), the charge is zero whenever the voltage is
zero. Note, however, that in this case, q = 0 does not
imply I = 0 (and vice versa), and thus this device can
store energy. Therefore, the latter can be both added
to and removed from a memcapacitive system. However,
unlike memristive systems, it is easy to see that in the
present case the relation
UC =
t∫
t0
V (τ)I(τ)dτ ≥ 0 (40)
does not always hold. This implies that equations (33)
and (34) or equations (35) and (36) for the memcapaci-
tive systems postulated above may, in principle, describe
both active and passive devices. To see this point more
clearly consider figure 6 where a schematic memcapaci-
tive system hysteresis loop passing through the origin is
shown when the system is subject to a periodic stimulus
of period T . The shaded areas give the energies
U1 =
∫ T/2
0
VC(q)dq , (41)
and
U2 =
∫ T
T/2
VC(q)dq , (42)
added to or removed from the system, respectively, when
the integral runs over half of the period. The memcapac-
itive system can then be
U1 + U2 = 0 , non-dissipative , (43)
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FIG. 5 Simulations of an ac-biased thermistor. It should be emphasized that the I − V lines in (b) do not self-cross at (0,0)
(see also figure 2). The plots were obtained using the parameters values T0 = Tenv = 300K, R0 = 100Ω, Ch = 0.1J/K,
δ = 0.1J/(s·K), β = 5 · 105K. The applied voltage is V (t) = V0 cos (2piνt) with V0 = 1V and ν = 0.1Hz in (a). The inset in (b)
shows the resistance versus voltage obtained at ν = 0.5Hz.
U1 + U2 > 0 , dissipative , (44)
or
U1 + U2 < 0 , active . (45)
The fact that a memcapacitive system may be dis-
sipative can be seen by looking at a practical realiza-
tion of memory capacitance. This can be accomplished
U2
U1
VC
q
FIG. 6 Schematics of a pinched hysteresis loop of a memca-
pacitive system subject to a periodic stimulus. The energy
added to/removed from the system is the area between the
curve and the q axis (namely
∫
VC(q)dq). The areas of shaded
regions U1 (U2) give the amount of added (removed) energy
in each half-period. The signs of U1 and U2 are determined
by the direction on the loop. For the direction shown here,
U2 is positive and U1 is negative.
in two different ways, or their combination. The sim-
plest realization is via a geometrical change of the sys-
tem (e.g., a variation in its structural shape like in nano-
electromechanical systems (Evoy et al., 2004)). Alterna-
tively, one may rely on the quantum-mechanical prop-
erties of the free carriers and bound charges of the ma-
terials composing the capacitor that could give rise, for
instance, to a history-dependent permittivity ε(t). In ei-
ther case, inelastic (dissipative) effects may be involved
in changing the capacitance of the system upon applica-
tion of the external control parameter, whether charge or
voltage. These dissipative processes release energy in the
form of heating of the materials composing the capacitor.
We will discuss some of these cases in section IV.
On the other hand, an active device may be realized
when, in order to vary the capacitance, one needs energy
from sources that control the state variable dynamics,
equation (34), other than the energy from the control
parameter. This energy could be, e.g., in the form of
elastic energy or provided by a power source that con-
trols, say, the permittivity of the system via a polariza-
tion field. This energy can then be released in the circuit
thus amplifying the current.
Memcapacitive systems share with memristive systems
the property that they typically behave as linear elements
in the limit of infinite frequency, and as non-linear ele-
ments in the limit of zero frequency, assuming that equa-
tions (34) and (36) admit a steady-state solution. The
origin of this behavior rests again on the system’s ability
to adjust to a slow change in bias (for low frequencies)
and its inability to respond to extremely high frequency
oscillations.
In addition, if the state equation (34) has only a unique
solution at any given time t ≥ t0, then if VC(t) is periodic,
the q−VC curve is a simple loop during a period (as that
shown in Fig 6), namely there may be at most two values
of the charge q for a given voltage VC , for a voltage-
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controlled device, or two values of the voltage VC for
a given charge q, for a charge-controlled system. This
loop is also anti-symmetric with respect to the origin if,
for the case of equations (33) and (34), C (x, VC , t) =
C (x,−VC , t) and f (x, VC , t) = f (x,−VC , t).
Finally, we anticipate an important point we will come
back to in sections II.H and IV.B.1. Equations (33)
and (34) for memcapacitive systems say nothing about
whether these devices may or may not be constructed
as a combination of the basic circuit elements (resistors,
capacitors and inductors) and elements that can, in fact,
be derived from these.
Furthermore, some of these memcapacitive systems
show interesting features which are evident from the defi-
nition (33) and (34). In fact, there may be cases in which,
at certain instants of time, both the charge and the capac-
itance are zero, and thus the voltage across the capacitor
may be finite. Similarly, there may be times when the
capacitance diverges while the voltage vanishes (Krems
et al., 2010; Martinez-Rincon et al., 2010). This gives
rise to a finite charge on the plate of the capacitor. Fi-
nally, nothing in the definition (33) and (34) prohibits the
voltage to change sign while the charge does not. This
situation represents the case of dynamical over-screening
and produces a negative capacitance (Krems et al., 2010;
Martinez-Rincon et al., 2010), and this may occur with-
out the need of, e.g., ferroelectric materials.
3. Simple example: elastic memcapacitive system
Let us consider a model of a simple electro-mechanical
device with memory, we call elastic memcapacitive sys-
tem. Some authors also call such a system an elastic
capacitor (Partensky, 2002). An elastic memcapacitive
system is a parallel-plate capacitor with an elastically
suspended upper plate and a fixed lower plate as shown
in figure 7. When a charge is added to the plates, the
separation between plates changes as oppositely-charged
plates attract each other. The dynamics of the system
depends on initial conditions and time-dependent fields
thus providing a memory mechanism. Previously, the
model of elastic memcapacitive system was used in stud-
ies of lipid bilayers and to explain electrical breakdown of
biological membranes (Crowley, 1973; Partensky, 2002).
From the memory elements standpoint, the elastic mem-
capacitive system is an important example of passive
memcapacitive device.
The internal state variable y of the elastic memcapaci-
tive system is the displacement of the upper plate from its
equilibrium uncharged position, d0, under the action of a
Coulomb interaction of oppositely charged plates. Math-
ematically, the charge dynamics on the elastic memca-
pacitive system is described by a parallel-plate capacitor
model with variable separation between the plates
q =
C0
1 + yd0
VC , (46)
k
q(t)
q(t)-
V(t)d
FIG. 7 Elastic memcapacitive system connected to a voltage
source V (t).
where C0 is the equilibrium capacitance at q = 0, and the
dynamics of y is given by the classical harmonic oscillator
equation including damping and driving terms:
d2y
dt2
+ γ
dy
dt
+ ω20y +
q2
2ε0mS
= 0. (47)
Here, γ is a damping coefficient representing dissipa-
tion of the elastic excitations, ω0 =
√
k/m, k is the
spring constant, m is the upper plate’s mass, S is the
plate’s area. It follows from equations (46-47) that the
elastic memcapacitive system is a second-order charge-
controlled memcapacitive system. It is dissipative when
γ > 0 and non-dissipative when γ = 0. The model of
elastic memcapacitive system is summarized in the table
III.
Figure 8 shows simulations of the elastic memcapaci-
tive system. When a single voltage pulse is applied to
the elastic memcapacitive system (figure 8(a)), the up-
per plate begins oscillating. These oscillations last for an
extended period of time keeping the memory about the
pulse. In the equation of motion for the state variable
(equation (47)), the driving force is proportional to q2.
As a consequence, the hysteresis q−V curves of the elas-
tic memcapacitive system (Fig. 8(b)) do not self-intersect
at (0,0), namely they are of type II, similar to the I − V
curves of thermistor (section II.D.3, see also figure 2).
F. Meminductors and Meminductive Systems
1. Definitions
Let us now introduce the third class of memory devices,
namely that of memory inductors (Di Ventra et al., 2009).
In order to do this, let us first define the flux
φ(t) =
t∫
−∞
VL(t
′)dt′, (48)
where VL(t) is the induced voltage on the inductor (equal
to minus the electromotive force). In analogy with mem-
ristive and memcapacitive systems we then define from
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Physical system Elastic memcapacitive system
Internal state variable(s) Displacement and velocity of upper plate,
x1 = y, x2 =
dy
dt
Mathematical description VC =
[
C0
1+
x1
d0
]−1
q
dx1
dt
= x2
dx2
dt
= −
(
γx2 + ω
2
0x1 +
q2
2ε0mS
)
System type Second-order charge-controlled memcapacitive system
TABLE III Model of elastic memcapacitive system.
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FIG. 8 Simulations of the elastic memcapacitive system excited by a single voltage pulse (a) and an ac-voltage (b). We used
C0 = 1nF, γt0 = 0.02, t0 = 2pi/ω0, and the ac voltage amplitude in (b) is 2V. It is interesting to note the absence of self-crossing
in (b) at (0,0) (cf. figure 2). The inset in (b) shows the capacitor energy, equation (40), proving that this element is dissipative.
equations (4) and (5) a current-controlled meminductive
system one that follows the relations
φ(t) = L (x, I, t) I(t) (49)
x˙ = f (x, I, t) (50)
where L is the meminductance. Similarly, we define a
flux-controlled meminductive system the following
I(t) = L−1 (x, φ, t)φ(t) (51)
x˙ = f (x, φ, t) (52)
with L−1 the inverse of the meminductance.
In this work, we will not use interchangeably the terms
“meminductive system” and “meminductor”, reserving
the latter for ideal meminductors (Di Ventra et al., 2009).
Those are a subclass of the above systems, when equa-
tions (49) and (50) reduce to
φ(t) = L
 t∫
t0
I (τ) dτ
 I(t) (53)
for a current-controlled system, or when equations (51)
and (52) can be written as
I(t) = L−1
 t∫
t0
φ (τ) dτ
 φ(t), (54)
for a flux-controlled meminductor. In the above two
equations, the lower integration limit may be selected
as −∞, or 0 if ∫ 0−∞ I(τ)dτ = 0 and ∫ 0−∞ φ(τ)dτ = 0,
respectively.
2. Properties of Meminductors and Meminductive Systems
Meminductors and meminductive systems share essen-
tially the same properties of memcapacitive systems, such
as an hysteretic loop that may or may not be pinched -
and situations in which the meminductance may diverge
and become negative, see, e.g., equations (49) and (50)
- non-linearity at very low frequencies and linearity at
high frequencies, energy storage, and the possibility to
represent passive, dissipative or active elements.
The energy stored in the system can be evaluated as
follows. For the sake of definiteness, let us consider only
the current-controlled meminductive systems. Taking
first the time derivative of both sides of equation (49)
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yields
VL =
dφ
dt
= L
dI
dt
+ I
dL
dt
, (55)
which shows that the second term on the right-hand side
of the above equation is an additional contribution to the
induced voltage due to a time-dependent inductance L.
The energy stored in the current-controlled meminduc-
tive system can then be calculated as
UL(t) =
t∫
t0
VL(τ)I(τ)dτ =
t∫
t0
[
L
dI
dt
+ I
dL
dt
]
I(τ)dτ.
(56)
When the inductance, L, is constant, we readily obtain
the well-known expression for the energy UL = LI
2/2.
This is interpreted as the energy of the magnetic field
generated by the current. However, in the meminduc-
tive case, the extra term due to the time derivative of L
may be related to other processes that control the me-
minductance and which are formally represented by the
state variables x. These processes could be related, for in-
stance, to the elastic energy required to modify the shape
of the inductor in time, or an external energy source that
controls the permittivity of the inductor as a function of
time.
In general, we can formulate the passivity criterion of
meminductive systems by stating that if at t = t0 they
are in their minimal energy state then UL(t) ≥ 0 at any
subsequent moment of time, with the inequality sign in-
dicating the presence of energy storage and dissipative
processes.
3. Simple example: elastic meminductive system
We here introduce the model of elastic meminductive
system, namely an inductor which is formed by two par-
allel wires of length l separated by a distance d0 + y as
we depict in figure 9(a). One of the wires is kept fixed
while the other is allowed to move under the effect of
a spring, and we assume for simplicity that both wires
have the same radius r. The two wires are connected
together as illustrated in figure 9(a) in such a way that
they carry currents of equal magnitude but opposite di-
rection. This system can in principle be realized using
micro-electromechanical systems (MEMS) as we will dis-
cuss in section V.A. As current flows through the wires,
the repulsive magnetic force pushes the top wire up com-
pressing the spring. In this way, the distance between the
wires increases resulting in a different value of inductance
according to the equation
L (y) =
µ0l
pi
ln
d0 + y
r
, (57)
where µ0 is the vacuum permeability, d0 is the equilib-
rium distance between the wires when I = 0, and y is the
displacement of the top wire from its equilibrium position
at I = 0.
The classical equation of motion of the top wire, taking
into account damping and the currents interaction force,
can be written as
d2y
dt2
+ γ
dy
dt
+ ω20y −
µ0lI
2
2pim (d0 + y)
= 0. (58)
Here, γ is a damping coefficient representing dissipation
of the elastic excitations, ω0 =
√
k/m, k is the spring
constant and m is the upper wire’s mass. It follows from
equation (58) that the elastic meminductive system is
a second-order current-controlled meminductive system.
Its properties are presented in table IV.
It is dissipative when γ > 0, and non-dissipative when
γ = 0. The overall form of the equation describing dy-
namics of elastic meminductive system (Eq. (58)) is sim-
ilar to that of elastic memcapacitive system (47), with
the difference that the interaction in the case of the me-
minductive system is repulsive and depends on the wires’
separation (in the case of elastic memcapacitive system,
the interaction force is attractive and does not depend
on the separation between the plates).
Selected results of elastic meminductive system’s simu-
lations are presented in figure 9(b,c). These plots demon-
strate typical frequency dependencies of memory ele-
ments. It is interesting to note the absence of self-crossing
in the φ − I curves, and a self-crossing of L − I curves.
Therefore, following our suggested classification scheme,
such a system shows a type-II hysteresis.
G. Combination of memory features
At this stage it is worth pointing out that in real
systems, the above three memory features may appear
simultaneously (Di Ventra et al., 2009; Driscoll et al.,
2009b; Martinez-Rincon et al., 2010). This is not sur-
prising, especially at the nanoscale. To give just an ex-
ample we recall that when a current flows in a resistor,
at the microscopic level local resistivity dipoles form due
to scattering of carriers at interfaces (Landauer, 1957).
Namely, charges accumulate on one side of the resistor
with consequent depletion on the other side, with pos-
sible accumulation and depletion over the whole spatial
extent of the resistor (Di Ventra, 2008). It was shown
numerically that these dipoles develop dynamically over
length scales of the order of the screening length (Sai
et al., 2007). This means that the formation of these lo-
cal resistivity dipoles takes some time and is generally ac-
companied by some energy storage related to the capaci-
tance of the system. It is also known that memristive and
memcapacitive effects can be simultaneously observed in
the resistance switching memory cells (Liu et al., 2006).
The experimental data reproduced in Figure 10 from ref-
erence (Liu et al., 2006) clearly show that the changes
in memristance and memcapacitance are correlated and,
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FIG. 9 (a) Schematic of an elastic meminductive system whose operation is based on repulsion (vertical red arrows represent
a repulsive force) of current-carrying wires of opposite current. The inductance of the system increases with increasing wires
separation d0 + y from the equilibrium distance d0. (b) and (c): φ − I and L − I curves of elastic meminductive system,
respectively. The curves’ shapes indicate type-II hysteretic behavior. These plots were obtained using parameter values
γ/ω0 = 0.2, r/d0 = 0.1, µ0lI
2
0/(2pimw
2
0d
2
0) = 0.2. Here, I0 is the ac-current amplitude.
Physical system Elastic meminductive system
Internal state variable(s) Displacement and velocity of upper wire,
x1 = y, x2 =
dy
dt
Mathematical description φ = µ0l
pi
ln d0+x1
r
I
dx1
dt
= x2
dx2
dt
= −
(
γx2 + ω
2
0x1 − µ0lI
2
2pim(d0+x1)
)
System type Second-order current-controlled meminductive system
TABLE IV Model of elastic meminductive system.
therefore, in this example they are most probably related
to the same state variables.
We thus expect that in nanoscale systems memristive
behavior is always accompanied to some extent by a (pos-
sibly very small) capacitative behavior. In this case the
I-V hysteresis loop may not exactly cross the origin at
frequencies comparable to the inverse characteristic time
of charge equilibration processes. We will give explicit
examples of this effect in section III.E.1 when discussing
the transverse voltage memory response of the spin Hall
effect in inhomogeneous semiconductor systems (Pershin
and Di Ventra, 2009), and in section IV.C.2, where the
memristance and memcapacitance induced by the metal-
insulator transition of VO2 is made clear in the optical
response of metamaterials (Driscoll et al., 2009b).
The analysis of these systems may be done by combin-
ing a number of three memory circuit elements in parallel
and/or in series, possibly together with standard resis-
tors, capacitors and inductors. It is worth mentioning
that combination of these elements may result in com-
pact descriptions of memory systems with non-algebraic
dependence on the control parameters. As an example
of this, let us consider a voltage-controlled memristive
system (described by equations (28) and (29)) and a
voltage-controlled memcapacitive system (equations (33)
and (34)) coupled in parallel (see figure 11).
For simplicity we may assume that the same state vari-
ables determine the memory of both the resistor and the
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FIG. 10 Nonvolatile capacitance and resistance changes ver-
sus number of applied pulses for a Au/PCMO/YBCO/LAO
sandwich structure at room temperature. Here, PCMO
is Pr0.7Ca0.3MnO3, YBCO is YBa2Cu)3O7−x and LAO is
LaAlO3. The capacitance values shown by solid circles and
square dots were measured at 200kHz and 20kHz, respectively.
Reprinted with permission from (Liu et al., 2006). Copyright
2009, American Institute of Physics.
capacitor. This, however, may not always hold. This
latter case, however, can easily be accounted for by ex-
panding the range of state variables x to include both
sets. Using Kirchhoff’s law, the total current of the par-
allel circuit is
I(t) = IM +
dq
dt
, (59)
where we indicate with IM the current that flows across
the memristive system. Introducing the definitions of the
two memory elements (and noticing that in a parallel
circuit the voltage drop across the resistor V (t) is the
same as that across the capacitor) we then get
I(t) = G (x, V, t)V (t) +
d
dt
[C (x, V, t)V (t)] . (60)
By defining the effective memductance
Geff (x, V, t) = G (x, V, t) +
1
V (t)
d
dt
[C (x, V, t)V (t)] ,
(61)
we find that the whole circuit behaves like a voltage-
controlled memristive system with current
I(t) = Geff (x, V, t)V (t), (62)
and non-algebraic dependence on the bias V .
R ( V ) R C= x, ,t
C(x,V,t)
-
FIG. 11 The combination of two or more memory circuit
elements in parallel or in series may result in the compact
description of a single circuit element with non-algebraic de-
pendence on the control parameters. In this particular case, a
voltage-controlled memristive system and a voltage-controlled
memcapacitive system in parallel can be compactly described
as a voltage-controlled effective memristive system with non-
algebraic dependence on bias.
Along similar lines, Mouttet (Mouttet, 2010) has sug-
gested a memadmittance (memory admittance) model in
order to describe simultaneous memristive and memca-
pacitive properties of a system. This idea was applied
to thin-film memory materials. Based on this approach,
equations relating the cross-sectional area of conductive
bridges in resistive switching films to shifts in capacitance
were derived (Mouttet, 2010). Moreover, Riaza (Riaza,
2010) has proposed a hybrid memristor that is described
by a relation involving all four circuit variables q, ϕ, I
and V . Such an element may account for physical de-
vices in which memory effects of different nature coexist.
Several examples of hybrid memristors as well as corre-
sponding extension of circuit theory is given in his work
(Riaza, 2010).
H. Are memristors, memcapacitors and meminductors
fundamental circuit elements?
Finally, it is worth mentioning that the behavior of an
ideal memristor, namely that which is described by the
relation (24) (or equation (25)) cannot be simulated by
any combination of “standard” - namely two-terminal,
time-independent, albeit possibly non-linear - resistors,
capacitors and inductors. In other words, there is no pos-
sible finite combination of standard circuit elements that
can reproduce the dynamical properties of ideal mem-
ristors. This can be shown by recalling that a memris-
tor does not store energy so that capacitors and induc-
tors cannot possibly be used to simulate it, while a finite
number of non-linear resistors cannot reproduce, e.g., the
current history as required by the definition (24). It is for
this reason that an ideal memristor is sometimes called
the “fourth” circuit element (Chua, 1971).
However, also an ideal memcapacitor and an ideal me-
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minductor (see, e.g., equations (39) and (53)) cannot be
simulated by combinations of standard resistors, capaci-
tors and inductors, because in this case as well, the lack
of time dependence does not allow to retain information
on the full charge (memcapacitor) or current (memin-
ductor) dynamics. For instance, one could argue that
since standard capacitors store information on the cur-
rent history (the integral of the current is the charge on
the capacitor) they could be used to simulate the behav-
ior of meminductors. However, if this were the case, the
resulting circuit would have capacitative components and
therefore would not be an ideal meminductor. The same
reasoning can be made for using inductors to simulate
memcapacitors.
Therefore, it is in this sense that ideal memristors,
memcapacitors and meminductors can be considered as
“fundamental” circuit elements, and it would thus be
tempting to call the last two the “fifth” and “sixth” cir-
cuit elements. These authors, however, do not share this
view, and prefer to subscribe to the notion that there
are only three fundamental circuit elements: resistors,
capacitors and inductors, with or without memory.
We also note that the above considerations can not
be extended to memristive, memcapacitive and memin-
ductive elements because in that case, the internal state
variables could have a physical origin which could be sim-
ulated by standard (possibly non-linear) circuit elements.
For instance, as we will discuss in section IV.B.1, some
memcapacitive systems may be represented by a com-
bination of basic circuit elements (capacitors and non-
linear resistors; for examples of these, see, e.g., refer-
ences (Krems et al., 2010; Martinez-Rincon et al., 2010)).
Or one could envision a combination of non-linear resis-
tors with negative differential resistance (Sze and Ng,
2006) to retain the history of the voltage or current and
thus simulate memristive systems. Irrespective, these
types of memory elements are still of great importance
since they provide a complex functionality within a single
electronic structure (Martinez-Rincon et al., 2010).
After these general considerations we are now ready to
discuss several systems that exhibit memory features and
the physical mechanisms that generate these phenomena.
III. MEMRISTIVE SYSTEMS
Many systems exhibit memristive behavior whose un-
derlying physical mechanisms vary considerably (see fig-
ure 12 for a list of common mechanisms). Examples
that were identified early in reference (Chua and Kang,
1976) include thermistors (Sapoff and Oppenheim, 1963)
and ionic systems, in particular membranes in neuron
cells (Hodgkin and Huxley, 1952). For the reasons we
have anticipated in section I, recent interest has been fo-
cused on the dynamics of nanostructures. Some of them
were intensively studied in the context of the develop-
ment of resistive-switching memory during the last 10-15
years. To the best of our knowledge, this area of research
Mechanisms of memristance
Resistivity change
• thermal effects
• chemical reactions
• ionic transfer
• spin polarization 
• phase transitions
FIG. 12 Classification scheme of memristance mechanisms.
was initiated by Hickmott in 1962 by observing hysteretic
behavior in oxide insulators (Hickmott, 1962). Later,
resistance switching was demonstrated in thin films of
silicon monoxide (SiO) between metal electrodes by Sim-
mons and Verderber (Simmons and R, 1967) and in TiO2
by Argall (Argall, 1968). (These and other earlier works
in the field were reviewed by Dearnaley et al. (Dearnaley
et al., 1970).) However, it was only in 2008 that resistive
switching devices were recognized as memristive systems
(Strukov et al., 2008). Additional examples of memris-
tive systems include spintronic devices (Pershin and Di
Ventra, 2008b; Wang et al., 2009), phase-transition ma-
terials (Driscoll et al., 2009a,b) and polaronic systems
(Alexandrov and Bratkovsky, 2009). Below we discuss
memristive properties of a variety of physical systems in
details.
A. Thermistors
Thermistors were considered in section II.D.3, and we
refer the reader to that section for details on a mathe-
matical model to describe them.
B. Resistance Switching Memory Cells
At the present time, it is well known that resis-
tive switching effects can be observed in such diverse
classes of materials as binary oxides (TiO2, CuO, NiO,
CoO, Fe2O3, MoO, VO2) (Driscoll et al., 2009a,b; In-
oue et al., 2008; Lee et al., 2007; Seo et al., 2004; Shima
et al., 2007; Yang et al., 2008), nanogap systems on
SiO2 (Yao et al., 2009), metal nanogap junctions (Naitoh
et al., 2006), perovskite-type oxides (Pr1−xCaxMnO3,
SrTiO3:Cr) (Asamitsu et al., 1997; Fors et al., 2005; Kim
et al., 2006b; Meijer et al., 2005; Nian et al., 2007), sul-
fides (Cu2S,Ag2S) (Tamura et al., 2006; Terabe et al.,
2005; Waser and Aono, 2007), semiconductors (Si, GaAs,
ZnSe-Ge) (Dong et al., 2008; Jo et al., 2009; Jo and Lu,
2008) and organics (Lai et al., 2005; Ling et al., 2008;
Stewart et al., 2004). The basic mechanisms of switching
are not yet well understood in all cases, however, quite
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FIG. 13 A single metal-insulator-metal memory cell (shown
on the right) is often fabricated as part of a crossbar array
as shown on the left. Crossbar arrays consist of two per-
pendicular sets of wires separated by an insulating material.
Each cell can be generally addressed independently, although
the current, in a purely resistive structure, can flow through
different cells as shown on the right. For example, in 2D cross-
bar arrays a voltage is applied to one of the lines and one to
the perpendicular wires in the array. Here, “A” indicates an
ammeter.
generally, the related memory devices can be separated
into the following most important categories: nanoionic,
nanothermal (a sub-class of nanothermal memory de-
vices, phase-change memory cells, are considered in sec-
tion III.C), macromolecular memory and molecular ef-
fects memory devices (ITRS. The International Technol-
ogy Roadmap for Semiconductors - ITRS 2009 Edition.
http://www.itrs.net). Due to this wide range of physical
systems and memory mechanisms, we will provide spe-
cific examples with particular focus on the state variables
responsible for memory and their theoretical description,
if available. The reader interested in some more com-
prehensive reviews on just resistive switching is urged to
look into the recently published ones (Karg et al., 2008;
Sawa, 2008; Scott and Bozano, 2007; Waser and Aono,
2007; Waser et al., 2009).
Very often, the experimental setup showing resistive
switching involves an array (called a crossbar array) of
capacitor-like cells. Each capacitor-like cell contains a
layer of an insulating material sandwiched between two
metal layers (which may be made of the same or differ-
ent materials) as depicted in figure 13. In what follows,
we will discuss behavior of separate cells. Although each
cell in the crossbar architecture can be addressed inde-
pendently by an appropriate selection of a word (say,
horizontal) and bit (vertical) lines, the current between
such two lines can flow across many paths causing a po-
tential problem for the crossbar memory implementation.
As a possible solution of this problem, additional individ-
ual access devices (such as transistors or diodes) may be
required.
Typically, an as-fabricated cell is in a highly-resistive
state and, in order to obtain resistance switching op-
eration, an electroforming step is needed. This is an
important step of device fabrication defining its future
operation (Jeong et al., 2009a). In this step, a high
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FIG. 14 Three commonly observed types of I − V curves
in a voltage sweeping experiment showing bipolar switching,
unipolar switching, and irreversible switching. The term “cc”
means “compliance current” (see text for details).
voltage amplitude pulse is applied to the cell produc-
ing a nondestructive (soft) breakdown, with the creation
of single “filaments” inside the main material matrix.
This process of breakdown is usually controlled by se-
lecting a compliance current value (namely a threshold
current of the external input) that induces, at least in
some cases, the desired switching effect (Do et al., 2009;
Jeong et al., 2007). For example, the authors of reference
(Jeong et al., 2007) have observed that the electroform-
ing of a Pt/TiO2/Ti structure with a lower compliance
current (<0.1 mA) results in a bipolar hysteresis while
a higher compliance current (1-10 mA) leads to unipo-
lar resistance switching (the meaning of these two types
of hysteresis will become clear in a moment). A detailed
experimental study of the electroforming process in TiO2
was reported recently (Yang et al., 2009). The dielectric
breakdown in SiO2 was investigated in (Li et al., 2008).
A deficiency of oxygen atoms along the breakdown path
was observed, caused by large currents through the per-
colation path. As a result, it is believed that the local
energy gap could have collapsed after the removal of oxy-
gen atoms with consequent rearrangement of local atomic
structure (Li et al., 2008).
Let us now consider the different types of resistance
switching reported in the literature. Figure 14 illustrates
the three most general behaviors: bipolar, unipolar, and
irreversible. Such a classification of I − V curves can
be used in addition to the categorization in terms of the
crossing type at the origin suggested in section II.B. Be-
low we will consider these three cases in more detail.
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1. Bipolar resistance switching
In the case of bipolar switching both voltage polarities
are required to switch a device from a low resistance state
(ON) to a high resistance state (OFF) and back. A typ-
ical shape of I −V curve in the case of bipolar switching
as shown in figure 14 provides just a general topology of
these curves. Experimentally measured loops depend on
both the system type and measuring conditions, and can
be thus quite different from this ideal topology. In the
bipolar case the hysteresis process often is of a threshold
type: while a high applied voltage is needed to change the
device state, at low applied voltages the resistance of the
device remains unchanged. This is very often associated
with ionic transport and electrochemical reactions, even
though the exact experimental cause is not always clear
and may originate from a combination of effects (Waser
and Aono, 2007). Moreover, we note that in most cases
the switching has a gradual character: the change of,
say, resistance of a device proceeds continuously (not as
an abrupt jump between two limiting values). Such a
property is promising for multi-state memory in which a
single memory cell can store several bits of information.
We now consider several examples of bipolar switch-
ing observed in devices fabricated from different materi-
als. Our first example is a titanium dioxide (TiO2) thin
film sandwiched between metal electrodes (see figure 15).
This resistive feature has been known since 1968 (Argall,
1968). Recently, however, the switching behavior of this
binary oxide has been explained within the context of
a memristive model (Strukov et al., 2008; Yang et al.,
2008). In the case of Pt/TiO2/Pt, it was suggested that
the switching involves changes in the electronic barrier at
the Pt/TiO2 interface induced by drift of oxygen vacan-
cies under an applied electric field. When vacancies drift
towards the interface, they create conducting channels
that short-circuit the electronic barrier. When vacan-
cies drift away from the interface they eliminate these
channels, restoring the original electronic barrier (Yang
et al., 2008). This explanation, however, has been re-
cently challenged (Wu and McCreery, 2009). In this al-
ternative explanation, the conductivity change of TiO2 is
associated with an electrochemical reduction of TiIV ox-
ide to the much more conductive TiIII oxide, analogous
to a solid-state redox reaction (Wu and McCreery, 2009).
A similar reaction-based mechanism taking place at the
interface between Pt and TiO2 was considered in refer-
ence (Jeong et al., 2009b). The authors of this work state
that the electrochemical reactions modulating the Schot-
tky barrier height at the interface play the dominant role
in the device behavior.
Irrespective of the basic physical mechanism at play,
this material demonstrates promising characteristics for
future ultra-high density memory applications such as
fast read/write times (∼10ns), high ON/OFF ratios (∼
103), suitable range of programming voltages, and possi-
bility to fabricate small size cells. The latter, in particu-
lar, is viewed as an advantage in fabricating high-density
neuromorphic circuits, namely circuits that simulate neu-
rological functions, because of the possibility to reach
structure densities comparable (or even larger) than the
density of neurons and synapses (connections among neu-
rons) in the human brain. We will come back to this type
of applications in section VII.B.1.
An interesting TiO2-based device is a flexible mem-
ristive system as presented in reference (Gergel-Hackett
et al., 2009). This device was fabricated on an HP laser-
jet transparency using an inexpensive room temperature
solution processing. The device demonstrates ON/OFF
ratios larger than 104, about 106s memory storage po-
tential, and the ability to operate after being physically
flexed 4000 times (Gergel-Hackett et al., 2009). Mul-
tiple consecutive mechanical deformations of the device
lead to an increase of resistance in both ON and OFF
states, while keeping ON/OFF ratios almost unchanged
(see figure 16). Such devices have the potential for use in
flexible lightweight portable electronics (Gergel-Hackett
et al., 2009).
In nanoionics-based memories (Waser and Aono,
2007), a memory cell is composed by a couple of metal
electrodes separated by a thin film of insulating material
playing the role of solid-state electrolyte, such as an ox-
ide NiO (Seo et al., 2004), SiO2 (Schindler et al., 2009a,
2007), SrTiO3 (Szot et al., 2006) or higher chalcogenides
- Ag2S (Terabe et al., 2005), GexSe1− x (Kozicki et al.,
2005; Schindler et al., 2009b). One of the electrodes is
made of a relatively inert metal (such as Pt) and the
other electrode is electrochemically active (e.g., Ag or
Cu). A negative bias applied to the inert electrode forces
a flow of metal ions in the electrolyte (originating from
the now-positive active electrode) toward the inert metal
electrode. After a short period of time these ions com-
pose a filament that connects two metal electrodes. This
filament dramatically reduces the resistance of the cell.
Applied bias of the opposite polarity drifts the active
electrode ions in the opposite direction destroying the
filament. The basic scheme of operation of such a cell
is shown in figure 17. Such memory technology is often
called programmable metallization cell (PMC) (Kozicki
et al., 2005) or electrochemical metallization cell (ECM)
or CBRAM (conductive-bridging random access mem-
ory) (Dietrich et al., 2007). In figure 17 we show a
pinched I-V hysteresis curve observed in Cu-SiO2-based
electrochemical metallization memory cells. This figure
also shows dynamics of filament formation.
Recently, nanoionic resistive switching in silicon-based
materials was experimentally demonstrated (Dong et al.,
2008; Jo et al., 2009; Jo and Lu, 2008). In these exper-
iments, amorphous-Si is used as the switching medium,
one of the electrodes is metallic (typically Ag), and the
other electrode is p-type Si. In this case the hystere-
sis is explained by the formation of conductive filaments
consisting of Ag particles inside the amorphous-Si. A fil-
ament growth is a step-by-step process by which a new
Ag particle hops into a new trapping site. Such devices
are CMOS (complementary metal oxide semiconductor)
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FIG. 15 (a) An AFM image of 17 nano-crosspoint devices containing a 50-nm-thick TiO2 thin film sandwiched between Pt
electrodes. (b) The initial (before electroforming step) I − V curve of the device and experimental scheme. (c) Experimental
and modeled I − V curves. Reprinted with permission from Macmillan Publishers Ltd: Nature Nanotechnology (Yang et al.,
2008), copyright 2008.
FIG. 16 I − V curves of flexible memristive system after
0, 100, 2000, 3000 and 4000 flexes. Inset: switching curve
after 4000 flexes. From (Gergel-Hackett et al., 2009) ( c©2009
IEEE).
compatible, and offer promising characteristics such as
fast writing (<10ns), reasonable endurance (> 105 cy-
cles) and good retention time (∼ 7 years). Moreover, a
high-density crossbar array based on such materials was
fabricated (Jo et al., 2009). In figure 18 we show an im-
age of this array as well as the I − V characteristics of a
single cell. Such a structure exhibits a symmetric bipo-
lar switching together with a high ON/OFF conductance
ratio.
The mechanism of hysteresis in perovskite oxide
films Pr0.7Ca0.3MnO3 (PCMO) was recently investigated
(Nian et al., 2007; Rozenberg et al., 2010). These materi-
als show a bipolar switching as we demonstrate in figure
19. The authors of Ref. (Nian et al., 2007) suggest an
oxygen vacancies diffusion model to explain the hystere-
sis phenomenon. Within this model, a switching pulse re-
sults in a pileup of oxygen ions near metal electrodes thus
FIG. 17 Current-voltage characteristic of a Cu/SiO2/Pt
electrochemical metallization cell using a triangular voltage
sweep. The positive bias current is limited by 250nA compli-
ance current value. The insets show dynamics of metallic fil-
ament formation. Reprinted with permission from (Schindler
et al., 2009a). Copyright 2009, American Institute of Physics.
changing the resistance. Moreover, it is proposed that
this mechanism can explain the resistance switching in
binary transition-metal oxides and other complex oxides
as well. The authors of Ref. (Rozenberg et al., 2010) sug-
gest a discrete vacancies diffusion model. Their study un-
derlines the important role of highly resistive dielectric-
electrode interfaces and shows a qualitative agreement
with experimental data.
Bipolar resistance switching is also observed in struc-
tures containing organic materials (see, e.g., references
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FIG. 18 (a) SEM image of Si-based memristive crossbar. (b)
Switching I−V characteristics of an individual cell. Reprinted
with permission from (Jo et al., 2009). Copyright 2009 Amer-
ican Chemical Society.
(Cai et al., 2005; Lai et al., 2005; Stewart et al., 2004)),
although its origin is not yet fully understood. In partic-
ular, Stewart et al. (Stewart et al., 2004) have demon-
strated that hysteresis characteristics of different molec-
ular materials sandwiched between Pt and Ti electrodes
are very similar suggesting a molecular-independent hys-
teresis mechanism. Moreover, they have shown that in a
structure with similar (Pt) electrodes the switching be-
comes irreversible. The authors suggest (Stewart et al.,
2004) that a possible reason could be related to forma-
tion of electromigration-induced filaments, or incomplete
electrochemical reaction of one electrode and the molec-
ular monolayer (Stewart et al., 2004).
Cai et al. (Cai et al., 2005) have reported a re-
versible hysteresis in nanoscale thiol-substituted oligoani-
line molecular junctions. In their experiments, the
switching occurs at ±1.5V threshold voltage, with a high-
to-low conductance ratio of up to 50, and high-state stor-
age times much longer than 22 hours. In figure 20 we
show selected results of their measurements. These au-
thors have concluded that reversible bistable switching in
their experimental system is an inherent molecular phe-
nomenon, most likely arising from a concerted shift in
charge delocalization and molecular conformation when
the applied voltage across the molecular junction exceeds
a critical threshold value (Cai et al., 2005).
2. Unipolar resistance switching
The unipolar switching (see figure 14) is considered by
some authors to be based on a thermal effect (Waser
and Aono, 2007). The switching is defined by two volt-
ages: the set (driving OFF→ON transition), and the
reset (driving ON→OFF transition) voltages (see figure
14). The set voltage is always higher than the reset one.
Physically, in samples with this type of hysteresis, a weak
conducting filament with a controlled resistance is formed
in the electroforming process. During the reset operation,
this filament is partially destroyed because of the large
amount of heat released, similarly to a traditional house-
hold fuse (Waser and Aono, 2007). In the set operation,
the filament is reconstructed again. The nanoscale fila-
ment formation was recently observed experimentally in
such materials as TiO2 (Choi et al., 2005) and NiO (Kim
et al., 2006a).
In figure 21 we show examples of unipolar switching
behavior observed in metal/binary-transition-metal ox-
ides/metal structures based on Fe2O3 and NiO (Inoue
et al., 2008). In order to clarify the hysteresis mecha-
nism, the authors of reference (Inoue et al., 2008) have
studied several different structures, in particular varying
a top Pt electrode area. They found that in the ON state
the current does not depend on the area of the top elec-
trode, while in the OFF state the current is proportional
to the top electrode area. Based on these findings they
have suggested a “faucet” model of resistance switching
in which an “electric faucet” opens/closes in one or both
interfaces between metal electrodes and oxide when the
device switches into the ON/OFF state (Inoue et al.,
2008). However, a complete understanding of this effect
is still lacking.
Our next example is the unipolar switch-
ing in a polymer material poly(3,4-ethylene-
dioxythiophene):polystyrenesulfonate, commonly re-
ferred to PEDOT:PSS. The hysteresis mechanisms in
PEDOT:PSS are still generally unknown, and those
suggested in the literature are highly speculative (Liu
et al., 2009). This material, in fact, can exhibit all types
of switching behavior shown in figure 14, depending
on the type of material electrodes used. Moller et
al. (Moller et al., 2003) have observed an irreversible
switching in a Au/PEDOT:PSS/Si p-i-n diode structure.
In experiments with ITO/PEDOT:PSS/Al devices (Ha
and Kim, 2008), bipolar switching characteristics were
observed. Finally, in recent papers (Ha and Kim,
2009; Liu et al., 2009) studying Au/PEDOT:PSS/Au
and Al/PEDOT:PSS/Al structures, respectively, the
unipolar switching was reported.
We show I − V switching characteristics of a
Au/PEDOT:PSS/Au device (Liu et al., 2009) in figure
21
FIG. 19 (a) Schematic of the experimental setup to observe resistive switching with perovskite oxide films PCMO. The top
electrode (TE) is made of Ag, while the bottom one (BE) is made of Pt films on TiN/SiO2/Si substrate. (b,c) Resistance
switching loops (HSL) were measured by applying a sequence of pulses with a constant voltage step. In (b), PCMO film grown
in an oxygen environment while in (c) the environment is oxygen-free. From (Nian et al., 2007).
FIG. 20 (a) Reversible switching behavior in a Au-SAM-Pd in-wire molecular junction, and (b) Pd-SAM-Pd molecular junction.
Here, SAM stands for self-assembled monolayer of oligoaniline dimers. Reprinted with permission from (Cai et al., 2005).
Copyright 2005 American Chemical Society.
22. In this plot, the sweep sequence is indicated by the
alphabet letters. The probable mechanism in this case
is the forming and rupture of conductive paths, presum-
ably related to the oxidation and reduction of the PE-
DOT:PSS film (Liu et al., 2009). A resistive ratio of 103
and no significant degradation over 104s under continu-
ous readout testing were found.
3. Irreversible resistance switching
The third type of switching, the irreversible switching,
is of little interest from the point of view of memristive
systems since in this case the initially fabricated device
can only be switched toward a different state irreversibly
(only in one direction). However, it is evident that these
devices are memristive since the resistance at any given
moment of time is defined by the history of the system
(e.g., voltages applied to the device in the past). Of
course, some typical features of memristive systems such
as repeatable hysteresis loops can not be observed with
such devices.
Systems with irreversible resistance switching repre-
sent a simple, non-volatile, WORM (write-once-read-
many-times) memory. Very often, this type of mem-
ory is observed in organic devices (Choi et al., 2008b;
Li et al., 2007; Moller et al., 2003; Stewart et al., 2004).
Figure 14 shows a schematic of irreversible switching loop
when the device initially fabricated in the OFF state is
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FIG. 21 I − V characteristics of (a) Pt/Fe2O3/Pt and (b)
Pt/NiO/Pt devices showing unipolar switching. The oxide
thickness is 100nm (Fe2O3) and 60nm (NiO). From (Inoue
et al., 2008).
switched into the ON state. This type of behavior is in-
deed observed experimentally (Li et al., 2007). Figure
23 shows an example of I − V characteristics of a flex-
ible polymer device based on the conjugated copolymer
9,9-dihexylfluorene and benzoate with chelated europium
thenoyltrifluoroacetone ligand complex (P6FBEu). This
device shows an irreversible OFF→ON switching at a
bias of ∼ 4V, ON/OFF current ratio of 200, and stabil-
ity of the ON and OFF states up to 106 reading cycles
at 1V read voltage (Li et al., 2007). The authors of this
work have suggested a charge-migration mechanism to
explain the hysteresis.
Moreover, the different direction of switching, when a
device fabricated in ON state is switched into an OFF
state is also possible (Choi et al., 2008b; Moller et al.,
2003; Stewart et al., 2004). For example, in figure 24 we
report I − V curves of indium-tin-oxide/hyperbranched
copper phthalocyanine polymer/Ti (ITO/HCuPc/Ti)
device (Choi et al., 2008b). Such a device shows an irre-
versible ON→OFF switching behavior at approximately
4.75V with a titanium top electrode, and at 2.5V with a
gold electrode instead of Ti (Choi et al., 2008b). More-
over, the authors of this work report a stability of ON-
and OFF-states during 1012, 1V amplitude read pulses,
and a stability of both states after 1 year of storing. The
switching into the OFF state is explained by rupture of
filaments which takes place when a high voltage is ap-
plied (Choi et al., 2008b). However, the origin of the
filaments in a virgin device is not elucidated and more
work in this direction is thus highly desirable.
4. Models of resistance switching devices
Several models of resistance switching have been pro-
posed recently (Baikalov et al., 2003; Jeong et al., 2009c;
Joglekar and Wolf, 2009; Nian et al., 2007; Pershin et al.,
2009; Rozenberg et al., 2005, 2006, 2004; Shin et al., 2010;
Strukov et al., 2009, 2008; Tamura et al., 2009) including
molecular dynamics simulations (Savel’ev et al., 2010).
Some of them were implemented in SPICE (Simulation
Program with Integrated Circuit Emphasis) (Benderli
and Wey, 2009; Biolek et al., 2009a,b; Rak and Cserey,
2010; Sharifi and Banadaki, 2010; Zhang et al., 2010).
Here, we consider several models of memristive devices
(Joglekar and Wolf, 2009; Pershin et al., 2009; Strukov
et al., 2008) that elucidate the resistance switching from
the point of view of memristive theory (Chua and Kang,
1976).
A simple model of titanium dioxide memristive system
was suggested by Strukov and co-authors in their paper
(Strukov et al., 2008). In this work, a semiconductor film
of thickness D sandwiched between two metal electrodes
is modeled using two variable resistors connected in series
(see figure 25 (a)). These resistors represent two spatial
regions with a high and low concentration of dopants.
The application of the external bias V (t) causes charged
dopants to drift thus moving the boundary between the
regions. This process is described by the equations
V (t) =
(
RON
w(t)
D
+ROFF
[
1− w(t)
D
])
I(t)(63)
dw(t)
dt
= µ
RON
D
I(t). (64)
Here, µ denotes the ion mobility. Equation (64) gives
w(t) = µ
RON
D
q(t) (65)
which, inserted into equation (63), in the limit of RON 
ROFF gives the memory resistance
RM (q) = ROFF
(
1− µRON
D2
q(t)
)
. (66)
The latter equation describes an ideal current-controlled
memristor (see section II.D). We note, however, that the
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(d)
FIG. 22 Structure of (a) PEDOT and (b) PSS complexes. (c) Schematic of experimental setup. (d) Unipolar switching
characteristics of Au/PEDOT:PSS/Au memory devices. Reprinted from (Liu et al., 2009). Copyright 2009, with permission
from Elsevier.
FIG. 23 Flexible WORM memory device demonstrating irreversible OFF→ON switching. (a) Molecular structure of P6FBEu
polymer. (b) Schematics of memory cells consisting of a thin film (∼50nm) of P6FBEu located between a flexible PPy substrate
and gold top electrodes. (c,d) I − V characteristics of cells with different size of gold electrodes. Reprinted from (Li et al.,
2007), Copyright 2007, with permission from Elsevier.
derivation of equation (66) is based on several assump-
tions such as current-controlled drift, constant mobility,
and does not account for the boundary conditions. Many
of these assumptions may in fact not hold in the actual
experimental conditions. Moreover, experimentally ob-
served curves actually correspond to a memristive system
(in the sense of equations (27) and (26)) rather than to an
ideal memristor. The model of Strukov and co-authors
(Strukov et al., 2008) was later improved by Joglekar and
Wolf (Joglekar and Wolf, 2009) who introduced a func-
tion that ensures no drift at the boundaries. Their model
is summarized in the table V.
Several later papers by the same group (Pickett et al.,
2009; Strukov et al., 2009; Strukov and Williams, 2009a)
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Physical system Solid state memristive device
Internal state variable(s) Doped region size, x = w
Mathematical description V =
(
RON
x
D
+ROFF
[
1− x
D
])
I
dx
dt
= µRON
D
I(t)F
(
x
D
)
System type First-order current-controlled memristive system
TABLE V Nonlinear drift model of a memristive device (Joglekar and Wolf, 2009). Here, F (y) is the window function such
that F (0) = F (1) = 0. This condition ensures no drift at the boundaries. The authors of Ref. (Joglekar and Wolf, 2009)
suggest a family of window functions Fp(y) = 1− (2y − 1)2p, where p is a positive integer number.
FIG. 24 Irreversible resistance switching in ITO/HCuPc/Ti
device. From (Choi et al., 2008b), copyright Wiley-VCH Ver-
lag GmbH & Co. KGaA. Reproduced with permission.
Doped Undoped
R /D R (1 /D)ONw OFF -w
FIG. 25 Two variable resistors model of a resistance switching
device: RON and ROFF are variable resistors describing doped
and undoped regions, respectively.
report on further development of resistance switching
theory for TiO2 devices. In reference (Strukov and
Williams, 2009a) a model of threshold-type switching is
suggested. Within this model the ion drift in a periodic
potential is facilitated when the potential is significantly
tilted by the applied electric field. Pickett et al. (Pickett
et al., 2009) have considered a model that involves an ex-
ponential dependence of the switching time on the device
current. A coupled drift-diffusion equations approach to
ionic and electronic transport was instead considered in
reference (Strukov et al., 2009).
We have recently introduced (Pershin et al., 2009) a
different model of memristive system that takes into ac-
count a threshold-type switching and boundary condi-
tions (imposed on system’s memristance). The former
is frequently observed in the bipolar resistance switching
devices considered in section III.B.1. This model is based
on the assumption that the rate of the resistance change
is small below a threshold voltage VT and fast above VT ,
and was inspired by the experimental work of reference
(Strukov et al., 2008). The mathematical formulation of
this model is provided in the table VI.
The model from table VI was used to describe learn-
ing of simple biological organisms (see section VII.B.3) as
well as in several other publications (Pershin and Di Ven-
tra, 2010a,b,d). In figure 26 we demonstrate I−V curves
of a memristive system described by equations shown in
the table VI and obtained using a memristor emulator
(see section VII.B.5). Note the similarity of these curves
with those, for example, in figure 18.
C. Phase-change memory cells
Phase-change memory cells utilize phase-change ma-
terials that can exist in at least two different phases:
amorphous and crystalline. These two different phases
are characterized by distinctive physical properties such
as resistivity, optical reflectivity, etc. The idea of phase-
change memory (also known as PCM, PRAM, PCRAM,
Ovonic Unified Memory, Chalcogenide RAM and C-
RAM) relies on abilities to electrically induce switching
between amorphous and crystalline states by the Joule
heating due to the current flow and to probe the cell’s
state by measuring its resistance. Since both states are
stable, no energy is required to store data. Chalcogenides
constitute most of the phase-change materials. They in-
clude Ge-Te (Chen et al., 1986), GeSeTe2 (H.B. et al.,
2007), Ge2Sb2Te5 (Senkader and Wright, 2004), AgSbSe2
(Wang et al., 2005), Sb-Se (Yoon et al., 2006), Ag-In-
Sb-Te (Iwasaki et al., 1993). Here, we would like to fo-
cus only on memristive aspects of a phase-change mem-
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Physical system Solid state memristive device
Internal state variable(s) Resistance, x = RM
Mathematical description I = x−1V
dx
dt
= (βV + 0.5 (α− β) [|V + VT | − |V − VT |])×
θ (x−Rmin) θ (Rmax − x)
System type First-order voltage-controlled memristive system
TABLE VI Threshold model of a memristive device (Pershin et al., 2009). Here, x = RM is the resistance of the memristive
system and θ(·) is the step function indicating that the memristance acquires the limiting values Rmin and Rmax. The
parameters α and β are constants defining the memristance rate of change below and above the threshold voltage VT ; V is the
voltage across the system.
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FIG. 26 Frequency-dependent I − V curves obtained using
the model presented in the table VI preprogrammed into a
memristor emulator (see section VII.B.5). These particular
curves were obtained for α = 0. Such a choice allows mem-
ristance change only when the applied voltage magnitude is
above the threshold voltage VT = 1.75V in the present case.
From (Pershin and Di Ventra, 2010d) ( c©2010 IEEE).
ory cell that is a unit element of phase-change memory.
Additional information about properties of phase-change
materials and phase-change memory technology can be
found in recent review papers (Raoux, 2009; Raoux et al.,
2008; Wuttig and Yamada, 2007).
Fig. 27(a) shows schematically a so-called contact-
minimized (”mushroom”) phase-change memory cell
(Raoux et al., 2008). It consists of a phase-change mate-
rial sandwiched between large area (top) and small area
(bottom) electrodes. The active (switchable) region of
the phase-change material is located right above the bot-
tom electrode where the current density is high. The
cell design and operation regime normally do not allow
the active region to contact the top electrode. Typical
experimentally-measured I − V curves (Pirovano et al.,
2004) of phase-change materials are shown schematically
in Fig. 27(b). The switching from crystalline (low-
resistive) to amorphous (high-resistive)) state (RESET
operation) is performed by melting and quenching the
material quickly enough. In this case, the material solid-
ifies in the amorphous state. The switching from amor-
phous to crystalline state (SET operation) occurs when
the material is heated above its crystallization temper-
ature (which is below its melting temperature) for suf-
ficiently long time. SET and RESET operations are
achieved by unipolar pulses of appropriate amplitude and
duration. Moreover, we note that the switching from
amorphous (highly-resistive) to crystalline state would
not be possible without a threshold-type increase of con-
ductivity above a certain strength of the applied electric
field (see Fig. 27(b)). Such an effect is not yet well under-
stood and is currently related to the interplay between
impact ionization and carrier recombination (Pirovano
et al., 2004; Raoux et al., 2008).
Theoretical and numerical modeling (Ielmini and
Zhang, 2007; Kang et al., 2003; Kim et al., 2007b;
Pirovano et al., 2004; Sonoda et al., 2008) of phase-
change memory cells was previously reported focusing on
either the total device operation or just some particular
processes within a device (such as crystallization dynam-
ics). In table VII we summarize a memristive model of
phase-change material cell based on the idea suggested
by Sonoda and co-authors (Sonoda et al., 2008). This
model employs three rate equations to describe the fol-
lowing factors: temperature of active region, crystalliza-
tion dynamics, and threshold behavior of conductivity of
amorphous state. From the electrical point of view, the
cell can be represented as three resistors Rbottom, Rgst
and Rtop connected in series (Sonoda et al., 2008). Here,
Rgst describes variable resistance of active region, while
Rbottom and Rtop the resistances below and above the ac-
tive region, respectively (see figure 27(a)). In the table
VII, we provide the memristive model with respect to
the voltage drop on Rgst as in Ref. (Sonoda et al., 2008).
As the total cell consists of only resistive elements, it is
memristive (Chua and Kang, 1976). We also note that
phase-change memory cells have potential for multi-level
applications (Lee et al., 2008; Ovshinsky, 2004; Ventrice
et al., 2007; Yin et al., 2008).
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FIG. 27 (a) Schematic cross section of a phase-change memory cell. (b) Shape of typical I − V curves for crystalline and
amorphous phases of phase-change materials.
Physical system Phase-change memory cell
Internal state variable(s) Temperature, x1 = Tb
Amorphous ratio, x2 = Ca
Switching variable, x3 = F
Mathematical description I = G(x2, x3, Vgst)Vgst
dx1
dt
= C−1t
(
Pt(x2, x3, Vgst)− x1−T0Rt
)
dx2
dt
= f2(x1, x2)
dx3
dt
= −x3−θ(Vgst−Vt)
τf
System type Third-order voltage-controlled memristive system
TABLE VII Memristive model of phase-change memory cells. Here, Tb is the temperature of active layer, Ca is the amorphous
ratio that changes between 0 and 1. The complete (cumbersome) expression for G(x2, x3, Vgst) and f2(x1, x2) can be read from
Ref. (Sonoda et al., 2008). Pt is the dissipated electric power (Sonoda et al., 2008), T0 is the temperature of environment, Rt
is the total thermal resistance, Ct is the thermal capacitance, Vt is the threshold voltage (we control F by voltage instead of
current as in Ref. (Sonoda et al., 2008)) and τf is the switching time.
D. Metal-insulator phase transition memristive systems
In strongly interacting electron materials, a complex
interplay between charge, lattice and spin degrees of free-
dom can result in the resistance switching effect (Kim
et al., 2006b; Quintero et al., 2007). Driscoll and co-
workers have recently used a vanadium dioxide based de-
vice to demonstrate memristive (Driscoll et al., 2009a)
and memcapacitive behavior (Driscoll et al., 2009b) of
systems comprising this oxide. In both types of exper-
iments, the behavior is driven by the metal-insulator
phase transition (MIT) of this material (Arcangeletti
et al., 2007; Claassen et al., 2010; Kim et al., 2007a,
2006c; Ku¨bler et al., 2007; Morin, 1959; Qazilbash et al.,
2006, 2008). Here, we focus on the memristive behav-
ior. The memcapacitive behavior of VO2 is discussed in
section IV.C.2.
Using the experimental setup schematically shown in
figure 28 where a film of VO2, deposited on a sapphire
substrate, is connected to two electrodes, the memris-
tive behavior was demonstrated as follows. The opera-
tion temperature was selected near the onset of the phase
transition (340K) where VO2 properties are very sensitive
to temperature changes. High amplitude voltage pulses
(50V) were used to increase VO2 temperature for short
periods of time thus promoting the MIT. Triggered by
each pulse, nanoscale metallic regions develop within the
insulating host, increasing in number and size to form a
percolative transition (Sharoni et al., 2008) (see figure 29
for an AFM image of these metallic regions).
Figure 28(b,d) shows experimental results when ramp-
ing and step pulses are applied. The experimentally ob-
served memristive properties of vanadium dioxide are re-
lated to power dissipated in VO2 (Driscoll et al., 2009a).
Therefore, in such a device f(x, I, t) ∝ I2 and it can be
classified as an even-function current-controlled memris-
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FIG. 28 (a) Phase-transition driven memristive device. (b) Hysteretic I − V curves under application of three ramped voltage
pulses. The ramp used for each pulse is 50V in 5s. (c) The insulator-metal transition in VO2 device. (d) Analog information
storage in memristive VO2 film: resistance changes in steps with each 50V pulse. Reprinted with permission from (Driscoll
et al., 2009a). Copyright 2009, American Institute of Physics.
FIG. 29 (a) Conducting AFM topography of a VO2 surface.
(b-f) Current maps at different biases showing a metallic pad-
dle (yellow color) increasing in size with bias. (g) Current dis-
tributions at different biases showing the transition between
insulating and metallic state. Reprinted with permission from
(Kim et al., 2010). Copyright 2010, American Institute of
Physics.
tive system. Consequently, the resistance rate of change
does not depend on the applied signal polarity and can
be switched only in one direction. Nonetheless, mem-
ory storage duration of more than several hours and the
possibility to store up to 210 resistance values in a single
device have been reported (Driscoll et al., 2009a), thus
making this system a good model exhibiting multibit in-
formation storage.
We now introduce a mathematically-transparent
model of vanadium dioxide memristive system. It can be
developed assuming that the hysteresis in R − T curves
is well defined (de Almeida et al., 2002; Lopez et al.,
2002; Ramı´rez et al., 2009). This is a reasonable approx-
imation taking into account that the resistance drift at
a fixed temperature in the transition region is not very
strong (Claassen et al., 2010). The local temperature T
of the vanadium dioxide material can then be described
by a heat transfer equation (similar to the heat equation
of thermistor (32))
Ch
dT
dt
= RMI
2 + δ (Tstage − T ) , (67)
while the equation for the resistance dynamics can be
written as
dRM
dt
= θ [RM −R1(T )] R1(T )−RM
τ
+
θ [R2(T )−RM ] R2(T )−RM
τ
, (68)
where Ch is the heat capacitance, δ is the dissipation con-
stant, Tstage is the temperature of the thermal stage, θ[...]
is the step function, R1(T ) and R2(T ) are ramp up and
down R(T ) curves, and τ is the resistance relaxation time
that can be considered to be much shorter than charac-
teristic thermal times. The first term on the right-hand
side of equation (68) describes a resistance decrease when
temperature increases, and the second term is responsi-
ble for the opposite process. As the resistance relaxation
time τ is short, equation (68) represents very fast tran-
sition RM → R1(T ) if RM > R1(T ) and R → R2(T ) if
RM < R2(T ). It is clear that, according to equation (68),
R does not change if its value falls inside of the hysteresis
loop.
Thus, our description of MIT in VO2 involves two state
variables, the temperature and resistance. The time de-
pendence of state variables is given by equations (67,68).
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Since the current enters into the right-hand-side of equa-
tion (67), our model describes a second-order current con-
trolled memristive system.
The experimentally measured profile of the hystere-
sis (Driscoll et al., 2009a,b) suggests that the functions
R1(T ) and R2(T ) can be selected of the same shape dis-
placed by 2∆, where 2∆ is the hysteresis width. For ex-
ample, in our numerical simulations of memristive prop-
erties of vanadium dioxide shown in figure 30 we have
employed the following profile for R1(T ) and R2(T )
R1(T ) = F (T −∆) (69)
R2(T ) = F (T + ∆) (70)
F (x) =
(
1
pi
arctan
[
T0 − x
η
]
+ 0.5
)
[Rmax −Rmin] +
Rmin (71)
where Rmax and Rmin are asymptotic values of resistance
below and above the transition temperature, respectively,
T0 is the average transition temperature and η is the pa-
rameter defining the sharpness of the resistance step at
the metal-to-insulator transition. An example of a hys-
teresis loop based on equations (69-71) is demonstrated
in Figure 30(a). We emphasize that the choice of R1(T )
and R2(T ) given by equations (69-71) is not unique and
possibly better fits to experimental curves can be found.
The application of voltage pulses to vanadium dioxide
memristive system results in a local heating as demon-
strated in figure 30(b). Since the resistance of the sys-
tem decreases with each pulse, the amount of heat re-
leased due to subsequent pulses increases. This can be
clearly seen in the increasing pulses’ magnitude in the
T (t) curve. This mechanism permits the progress of the
insulator-to-metal transition using pulses of fixed ampli-
tude and width. The resulting RM (T ) steps shown in
figure 30(b) are similar to those observed experimentally
(Driscoll et al., 2009a) (compare with figure 28).
The reversible resistance switching was recently ob-
served in a manganite La0.225Pr0.4Ca0.375MnO3 at low
temperatures (Yan et al., 2009). In this material, the
resistance switching effect is explained by a Joule heat-
induced transition between charge-ordered insulator and
ferromagnetic metal phases (Yan et al., 2009). The au-
thors show that such a transition is bidirectional and
can be uniquely controlled by current pulse pairs (Yan
et al., 2009). Below 30K, the system enters into a frozen
state in which the phase separation is blocked. Under
this condition, low and high resistance states become
nonvolatile. Figure 31 demonstrates that the resistance
switching in La0.225Pr0.4Ca0.375MnO3 has a pronounced
frequency dependence. This feature is typical for mem-
ristive systems and can be potentially used for multi-
state memory. However, we emphasize that the hystere-
sis in this particular material is not suitable for room-
temperature applications.
E. Spintronic systems
Memory is not necessarily confined to structural or
charge properties but may also arise from the spin de-
gree of freedom. This is a particularly important result in
view of the possible development of devices that operate
with low dissipation and show high reliability under ac-
bias conditions. In the following, we then discuss mem-
ory effects in the two major areas of spintronic research:
semiconductor (Zutic et al., 2004) and metal (Brataas
et al., 2006; Bratkovsky, 2008) spintronics.
1. Semiconductor spintronic systems
It was shown by Pershin and Di Ventra (Pershin and Di
Ventra, 2008b) that memory effects are an intrinsic fea-
ture of many semiconductor spintronic systems. These
effects have a spin-related origin and, consequently, can
not be observed in spin unpolarized systems. The gen-
eral idea behind these memory phenomena is as fol-
lows. If we consider a structure (such as, for exam-
ple, a semiconductor/ferromagnet junction) driven by a
time-dependent external control parameter (such as ap-
plied voltage or current) then, when the external con-
trol parameter changes, it takes some time for the elec-
tron spin polarization to adjust to a new control pa-
rameter value - typically, the equilibration is governed
by electron-spin diffusion and relaxation processes (Per-
shin and Di Ventra, 2008b). Within the time scale of
this “spin-polarization adjustment”, the system keeps its
memory on the past dynamics and, when, in addition, the
level of electron spin polarization influences the system’s
resistance, it exhibits memristive behavior.
As an example, let us consider current flowing through
a semiconductor-half-metal (namely, a perfect ferromag-
net (Attema et al., 2006)) junction (see figure 32(a))
in such a way that the electron flow is directed from
the semiconductor into the ferromagnet (this process is
called spin extraction). It is known that spin extrac-
tion is accompanied by the phenomenon of spin block-
ade (Pershin and Di Ventra, 2007) characterized by a
saturated I − V curve (Pershin and Di Ventra, 2008a).
Physically, the outflow of majority-spin electrons from
the semiconductor leaves a cloud of minority-spin elec-
trons near the junction. This minority-spin cloud can
limit the majority-spin current creating a pronounced
spin-blockade at a critical current density (Pershin and
Di Ventra, 2007)
jc = eN0
√
D
2τsf
, (72)
where N0 is the electron density in the semiconductor, D
is the diffusion coefficient, and τsf is the spin-relaxation
time.
The time evolution of the electron spin polarization
in a non-degenerate semiconductor can be described by
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FIG. 30 (a) R − T hysteresis loop obtained using equations (69-71). (b) Simulations of vanadium dioxide memristive system
response to three 15V pulses. These plots were obtained using parameter values Rmax = 1000Ω, Rmin = 100Ω, T0 = 338K,
η = 0.5K, ∆ = 4K, R(t = 0) = 1000Ω, T (t = 0) = 338K, τ = 0.1s, Ch = 0.1J/K, δ = 0.1J/(s·K). No attempt has been made
here to perfectly match the experimental curves.
Physical system Vanadium dioxide memristive device
Internal state variable(s) Temperature and resistance, x1 = T , x2 = RM
Mathematical description V = x2I
dx1
dt
= C−1h
[
x2I
2 + δ (Tstage − x1)
]
dx2
dt
= θ [x2 −R1(x1)] R1(x1)−x2τ +
θ [R2(x1)− x2] R2(x1)−x2τ
System type Second-order current-controlled memristive system
TABLE VIII Memristive model of vanadium dioxide device. The notations are given in the text, and the functions R1(y) and
R2(y) are defined by Eqs. (69-70).
FIG. 31 Resistance-current characteristics of a
La0.225Pr0.4Ca0.375MnO3 device measured under the
current sweeping in the stair mode with different rates as
indicated. All curves start with the same initial resistance.
The strongest resistance change is observed at the slowest
sweeping rate. Reprinted with permission from (Yan et al.,
2009). Copyright 2009, American Institute of Physics.
the two-component drift-diffusion model (Yu and Flatte´,
2002)
e
∂n↑(↓)
∂t
=
∂j↑(↓)
∂y
+
e
2τsf
(
n↓(↑) − n↑(↓)
)
, (73)
j↑(↓) = σ↑(↓)E + eD∇n↑(↓), (74)
which are accompanied by an equation for the total volt-
age drop (Pershin and Di Ventra, 2007)
V =
[
ρsL+ ρ
0
c
N0
2n↑(0)
]
j (75)
where −e is the electron charge, n↑(↓) is the density of
spin-up (spin-down) electrons, jy,↑(↓) is the correspond-
ing current density, σ↑(↓) = en↑(↓)µ is the conductivity,
µ is the mobility, L is the length of the semiconductor
region, E is the electric field, ρs is the semiconductor
resistivity, and ρ0c is the contact resistivity at V → 0.
Clearly, equations (73,75) define a continuous current-
controlled memristive system (note that by inverting
equation (75) it can also be redefined as a voltage-
controlled memristive system). In such a system, the
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FIG. 32 Memristive effects in semiconductor/ferromagnet junctions: (a) schematic representation of the circuit containing an
interface between a semiconductor material and a half-metal; (b) and (c) - simulations of ac response of the system. The applied
voltages (blue lines) are V = V1 + V2sin (2piνt) with V1 = V2 = 0.5V, ν = 10
9Hz in (b) and ν = 2 · 107Hz in (c). In both cases
the current densities (in units of the critical current density, equation (72)) and spin-up electron densities near the contact (in
units of the electron density in the semiconductor) show saturation typical for spin blockade (Pershin and Di Ventra, 2008a).
It is clearly seen that the I − V hysterisis is significantly reduced in the low-frequency case. For more details see reference
(Pershin and Di Ventra, 2008b).
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FIG. 33 Spin memristive effects in a semiconducting system with inhomogeneous electron density in the direction perpendicular
to main current flow (Pershin and Di Ventra, 2009). Here, we show the transverse voltage as a function of applied electric field
at different applied field frequencies as indicated. From (Pershin and Di Ventra, 2009).
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majority-spin density at the boundary n↑(0) defines
(through equation (75)) the resistance of the device. The
details of the memristive model of semiconductor/half
metal junctions (in the assumption of constant electron
density) is summarized in the table IX. The differential
equation for the continuous state variable X = n↑(y, t) (y
is the direction perpendicular to the interface) should be
solved with the boundary conditions specified in the cap-
tion of table IX. In figure 32(b,c) we show a numerical so-
lution of the above equations with appropriate boundary
conditions (Pershin and Di Ventra, 2008b). The pinched
hysteresis loops demonstrate typical frequency behavior
for memristive systems.
In addition to the above results, in certain semicon-
ductor spintronic systems, spin memory effects can be
observed directly in the transverse voltage. For exam-
ple, this occurs in spin Hall effect systems (Dyakonov
and Perel, 1971; Wunderlich et al., 2005) with an inho-
mogeneous electron density in the direction perpendic-
ular to the direction of main current flow (Pershin and
Di Ventra, 2009). Figure 33 shows transverse voltage
hysteresis loops that demonstrate typical memristive be-
havior: non-linear dependence at low frequencies, pro-
nounced hysteresis at higher frequencies, and hysteresis
collapse at very high frequencies (Pershin and Di Ven-
tra, 2009). The physical origin of this effect is similar
to what we have discussed above: the time it takes for
the electron spin polarization to relax to its instanta-
neous equilibrium configuration is finite, thus leading to
a history-dependent observable.
2. Metal spintronic systems
A different class of spin-based memristive systems
takes advantage of all-metal spintronic devices (Brataas
et al., 2006; Bratkovsky, 2008). The operation of such
devices can employ spin-torque-induced magnetization
switching or magnetic-domain-wall motion (Wang et al.,
2009). Figure 34 depicts both schemes.
Spin-torque transfer systems - One realization (figure
34(a)) is based on spin-torque transfer (Berger, 1978; My-
ers et al., 1999; Slonczewski, 1996; Tsoi et al., 1998). In
spin-torque transfer systems, the resistance is determined
by the relative magnetization between opposite sides of
a magnetic tunnel junction. Current flowing through the
junction induces spin torque, in turn changing the rela-
tive magnetization.
Quite generally, considering injection of spin-polarized
electrons from a reference layer (with a fixed direction
of magnetization) into a free layer (whose magnetiza-
tion direction can change), the magnetization dynamics
of the free layer can be described by the Landau-Lifshitz-
Gilbert equation (Gilbert, 1955; Landau and Lifshitz,
1935; Slonczewski, 1996). Parameterizing the magneti-
zation direction of the free layer by two angles θ and
φ (according to (Sun, 2000), θ is the angle between the
magnetization direction and a uniaxial anisotropy axis
assumed to be in the interface plane, and ϕ is the an-
gle in the plane perpendicular to the uniaxial anisotropy
axis) the Landau-Lifshitz-Gilbert equation can be writ-
ten as (Sun, 2000)
d
dt
(
θ
ϕ
)
=
[
f1(θ, ϕ)
f2(θ, ϕ)
]
, (76)
where the functions f1(θ, φ) and f2(θ, φ) on the right
hand side take into account different factors influenc-
ing magnetization dynamics such as uniaxial anisotropy,
easy-plane anisotropy, magnetic field, spin-torque and
dissipation (Sun, 2000). The resistance of the magnetic
tunnel junction is determined by the angle between mag-
netization directions of the free and reference layer that
can be expressed using θ and φ. Consequently, from
the point of view of memory systems, the magnetic tun-
nel junctions can be categorized as second-order current-
controlled memristive systems.
To illustrate the origin of memory behind these con-
cepts, let us consider a simple system of a free layer
with uniaxial anisotropy only. In this case, the Landau-
Lifshitz-Gilbert equation involves only θ and the order of
the memristive system is reduced. For this specific sit-
uation, equations (76) are written as (Sun, 2000; Wang
et al., 2009)
dθ
dt
= αγHk (− sin θ cos θ + p sin θ) (77)
where θ is the angle between the free-layer magnetization
direction and the pinned-layer (reference layer) magneti-
zation direction, γ is the gyromagnetic ratio, α is the
damping parameter, Hk is the perpendicular anisotropy
of the free layer, and p = (η~I)/(2αeMsHkV ) describes
the effect of the polarized-current (I) spin-torque. Here,
η is the polarization efficiency, V is the film-element vol-
ume and Ms is the magnetization saturation.
Resistance of the corresponding magnetic tunnel junc-
tion (MTJ) is given by
RM (θ) =
1
G0
(
1 + TMRTMR+2 cos θ
) (78)
where G0 is the MTJ conductance when θ = ±pi/2, and
the tunneling magnetoresistance, TMR, is the ratio of
the difference between high and low conductance to low
conductance (high conductance occurs when both layers
magnetizations are parallel to each other and low con-
ductance when the magnetizations are antiparallel). The
model of spin-torque transfer device discussed above is
condensed in the table X. Its memristive origin is evi-
dent. In fact, an interesting feature of this system is the
periodicity of the angle when it is changed by 2pi. The
state variable θ, actually, can not record such a change.
This feature should be taken into account in studies of
such structures.
Spin-torque-induced domain-wall motion - In the sec-
ond realization of metallic spintronics (figure 34(b)) a
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Physical system Semiconductor/half-metal junction
Internal state variable(s) Density of spin-up electrons, X(y, t) = n↑(y, t)
Mathematical description V =
[
ρsL+ ρ
0
c
N0
2X(0,t)
]
j
∂X
∂t
= j
eN0
∂X
∂y
+D ∂
2X
∂y2
+ N0−2X
2τsf
System type Continuous current-controlled memristive system
TABLE IX Memristive model of transport through a semiconductor/half-metal junction. It is assumed that the total electron
density in the semiconductor is constant, that is n↑ + n↓ = N0. Correspondingly, the electric field in the semiconductor region
is homogeneous. The boundary conditions for X follow from the equations j↑(0) = j and j↑(∞) = j/2.
(a) (b)current current z
Free layer
Reference layer                   
Reference layer                   
Free layer
L
FIG. 34 All-metal spintronic memristive systems (a) magnetic tunnel junction with spin-torque-induced magnetization switch-
ing, and (b) spin valve of width L with spin-torque-induced domain-wall motion (Wang et al., 2009). The arrows indicate the
direction of spin polarization and z the position of the domain wall.
long spin-valve structure is realized with domain-wall mo-
tion in the free layer induced by the current (Wang et al.,
2009). In this geometry, the current flows in both free
and reference layers. The resistance of such a structure
depends on the domain-wall position z (along the direc-
tion of current flow) as
RM (z) =
Rlz
L
+
Rh(L− z)
L
. (79)
Here, L is the free-layer length, Rl is the low resistance
when magnetizations of free and reference layers are par-
allel and Rh is the high resistance when magnetizations of
both layers are antiparallel. In a linear approximation,
the domain wall velocity is proportional to the current
strength
dz
dt
= ΓI, (80)
where Γ is a proportionality coefficient. Equation (80)
should be solved with the boundary conditions 0 ≤ z ≤
L. It follows from equations (79,80) that the device is
described by general equations
V = RM (z) I,
dz
dt
= f (I) . (81)
Therefore, this spin-valve structure with domain-wall
motion is also a first-order current-controlled memristive
system. When the position of the domain wall z is con-
fined inside the free layer (0 < z(t) < L), we can integrate
equation (80) obtaining z(t) = Γq(t). In this regime, the
device behaves as an ideal memristor whose memristance
is given by
RM = Rh −
(Rh −Rl)Γ
t∫
−∞
I(t′)dt′
L
. (82)
In reality, the domain wall motion is a complex process.
Consequently, equation (82) provides only a first approx-
imation (Wang et al., 2009) to the device response.
Wang et al. have suggested to use the temperature
dependence of the domain wall mobility - which is ob-
served within a certain range of parameters - to sense
an external temperature (Wang et al., 2010b). Gener-
ally, the domain wall velocity as a function of the driving
current has a threshold-type dependence (Zapperi et al.,
1998). Around the critical current value, the thermal
fluctuations play an important role in the domain wall
de-pinning from crystallographic defects thus providing a
basis for thermal sensitivity (Wang et al., 2010b). The re-
sulting spintronic memristor temperature sensor has the
same device structure as shown in figure 34(b). For tem-
perature sensing, it is suggested to apply a voltage pulse
of a constant magnitude to the device. The resistance dif-
ference before and after the voltage pulse is measured and
calibrated to sense the temperature. Theoretically, the
domain wall motion in the critical current region is de-
scribed by stochastic differential equations (Duine et al.,
2007). Therefore, this system is an example of a stochas-
tic memory circuit element introduced in section II.A.
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Physical system Spin torque transfer device
Internal state variable(s) Magnetization direction angle, x = θ
Mathematical description V = 1
G0(1+ TMRTMR+2 cos x)
I
dx
dt
= αγHk
(
− sinx cosx+ η~I
2αeMsHkV
sinx
)
System type First-order current-controlled memristive system
TABLE X Memristive model of a spin torque transfer device (Wang et al., 2009).
Physical system Domain wall
Internal state variable(s) Position, x = z
Mathematical description V =
Rh − (Rh−Rl)Γ
t∫
−∞
I(t′)dt′
L
 I
System type Current-controlled memristor
TABLE XI Memristive model of spin-torque induced domain wall motion.
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FIG. 35 Simultaneous manifestation of resistive and magne-
toresistive switching. (a) Due to resistive switching, splitted
I − V curves are observed for both magnetic configurations
(parallel and anti-parallel) of TMJ device. (b) Magnetic hys-
teresis loop showing magnetoresistive switching of the device.
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Copyright 2009, American Institute of Physics.
A different approach to memristive switching of mag-
netic junctions was followed by Krzysteczko et al.
(Krzysteczko et al., 2009). These authors have fabricated
a MgO modified magnetic tunnel junction with a resistive
switching material inside. As shown in figure 35, resis-
tive switching results in a splitting of magnetoresistance
curves. The authors observed a tunnel magnetoresis-
tance of about 100% ratio, and bipolar resistive switching
of about 6%. Five resistance states were demonstrated.
This approach is thus a promising alternative to create
multi-bit states for storage and logic.
F. Ionic channels
Another important memristive system pertains to bio-
logical neural networks, and in particular to the func-
tioning of membranes in axon cells. In fact, in 1952
Hodgkin and Huxley suggested a model of action poten-
tials (Hodgkin and Huxley, 1952) in neurons that em-
ploys history-dependent channel conductances that are
essentially memristive. This model is one of the most sig-
nificant conceptual achievements in neuroscience (Wang
et al., 2000). In its original formulation, the nerve
membrane (specifically, the membrane of the squid gi-
ant axon) was described by three types of ion channels:
leakage channels (primarily carrying chloride ions), Na
channels and K channels. Leakage channels are mainly
responsible for the resting membrane potential and have
a relatively low constant conductance. The conductance
of the other two channels changes as a function of time
and voltage, and here lies the memristive behavior we are
interested in. Hodgkin and Huxley have demonstrated
that step depolarizations of the squid axon trigger a rapid
inward current across the membrane carried by Na+ ions,
followed by an outward current due K+ ions.
In order to quantitatively understand the experimen-
tal data, they have then suggested an equivalent cir-
cuit model of the membrane as shown in figure 36. In
this plot, we use symbols of memristors in order to de-
note variable conductance channels. Mathematically, the
membrane current is written as (Hodgkin and Huxley,
1952)
I = Cm
dVm
dt
+M−1Na (VM − ENa) +M−1K (VM − EK) +
R−1l (Vm − El)(83)
where the memory conductances M−1Na = gNam
3h,
M−1K = gKn
4, with gNa, gK, constants, Rl describes the
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FIG. 36 Equivalent electrical circuit for a short segment of
squid axon membrane (modified from reference (Hodgkin and
Huxley, 1952)). Here, Cm is the membrane capacitance, Vm
is the membrane potential, MNa and MK are memristive sys-
tems describing conductivity of Na and K channels, respec-
tively, Rl is the leakage resistance, ENa, EK and El are re-
verse ion channel potentials, and by “inside” and “outside”
we mean the interior of the axon and its exterior with the
membrane delimiting the two sides.
leakage resistance, and all other circuit quantities can be
read from the circuit diagram 36. The time-dependencies
of voltage-dependent gating variables n, m and h are
given by the equations
dn
dt
= αn(1− n)− βnn, (84)
dm
dt
= αm(1−m)− βmm, (85)
dh
dt
= αh(1− h)− βhh, (86)
where αn(m,h) and βn(m,h) are voltage-dependent con-
stants (Hodgkin and Huxley, 1952) defined as
αn = 0.01
(Vm + 10)
e
Vm+10
10 − 1
, (87)
βn = 0.125e
Vm
80 , (88)
αm = 0.1
(Vm + 25)
e
Vm+25
10 − 1
, (89)
βm = 4e
Vm
18 , (90)
αh = 0.07e
Vm
20 , (91)
βh =
1
e
Vm+30
10 + 1
. (92)
In the above equations, the voltage is in mV and time is in
ms. The quantities n, m and h take values between 0 and
1 thus representing variation of channels’ conductances
in time.
It follows from the expressions for MNa and MK
(given below equation (83)) and equations (84-86) that
the potassium channels can be classified as first-order
voltage-controlled memristive systems and the sodium
channels as second-order voltage-controlled memristive
systems (Chua and Kang, 1976). In figures 37, 38 we plot
simulations of potassium and sodium channel memristive
systems biased by ac-voltage. These plots demonstrate
frequency-dependent I − V curves typical of memristive
systems. There is, however, an interesting feature that
can be seen in figure 38(b) for the f = 100Hz curve: at
negative voltages, the curve has a self-crossing. To the
best of our knowledge we are not aware of experimental
results for these systems that employ ac biases, and thus
this self-crossing feature remains to be verified.
Modern models of neuronal dynamics are based on sim-
ilar equations, but often involve many more ion channel
types, with the ion channels possibly located on different
parts of a spatially extended neuron (Moss and Gelen,
2001). Therefore, a single neuron description may in-
volve a large number of memristive systems.
IV. MEMCAPACITIVE SYSTEMS
Having discussed experimental realizations of memris-
tive systems, in this section we consider systems showing
memcapacitive behavior. Under the term capacitor, we
understand a general electronic device capable of stor-
ing charge and energy. Such a device normally includes
a couple of external metal plates having negligible resis-
tance and a dielectric medium between the plates. In
capacitors, memory effects can originate from changes in
the geometry and/or permittivity (figure 39).
Under geometrical mechanisms of memcapacitance we
understand situations when geometrical morphology of
the plates changes in time (e.g., their relative dis-
tance and/or shape). In permittivity-related mecha-
nisms, dielectric properties of the material between the
plates provide the memory. We can identify three most
probable permittivity-related mechanisms (figure 39):
delayed-response mechanism, when dielectric permittiv-
ity dynamics involves a time delay, permittivity-switching
mechanism, when the dielectric constant changes its
value under the external input (but the response is
fast), and spontaneously-polarized medium mechanism, in
which a spontaneously-polarized material (ferroelectric)
is used in the capacitor structure.
We discuss below physical systems demonstrating
these different mechanisms of memcapacitance. Known
mathematical models of some of these systems are also
presented. We also note that a methodology for SPICE
modeling of memcapacitive systems has been developed
recently (Biolek et al., 2010b).
A. Geometrical memcapacitive systems
1. Micro- and nano-electro-mechanical systems
Micro-electro-mechanical system (MEMS) and nano-
electro-mechanical system (NEMS) capacitors (Evoy
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FIG. 37 Simulations of the potassium channel memristive system (MK) response. We have used gK = 10mS. The applied
voltage is V (t) = V0 cos (2pift) with V0 = 50mV and f = 0.1kHz in (a).
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FIG. 38 Simulations of the sodium channel memristive system (MNa) response. We have used gNa = 33mS. The applied voltage
is V (t) = V0 cos (2pift) with V0 = 50mV and f = 0.1kHz in (a).
et al., 2004; Herfst et al., 2008; Jang et al., 2008; Luo
et al., 2006; Nieminen et al., 2002; Rebeiz, 2002; Varadan
et al., 2002) are variable capacitors whose operation is
based on an interplay of mechanical and electrical prop-
erties of micro- and nano-size systems. Such elements
are key components in many radio-frequency (RF) ap-
plications such as tunable filters, impedance matching
circuits and voltage-controlled oscillators (Rebeiz, 2002;
Varadan et al., 2002). In addition, these structures, on
the nanoscale, are considered for memory applications
(Jang et al., 2008) and sensitive measurements (LaHaye
et al., 2009). Normally, capacitors built from these sys-
tems utilize a diaphragm-based, a microbridge-based or a
cantilever-based structure fabricated via micromachining
(Rebeiz, 2002; Varadan et al., 2002).
Figure 40 shows an experimental image of a memca-
pacitive system constructed from MEMS and measured
capacitance as a function of voltage. The capacitance
curve shows a well defined hysteresis which is a manifes-
tation of memory effects in the structure. Memory effects
are related to displacement of a top capacitor plate that
can be considered to be suspended by a spring (Niemi-
nen et al., 2002). Below, we consider a model of elastic
memcapacitive system that (with appropriate boundary
conditions) can be used to described the capacitor fea-
tures of the MEM system shown in figure 40. For more
details on MEMS and NEMS we refer to (Pelesko and
Bernstein, 2002; Rebeiz, 2002; Varadan et al., 2002).
2. Elastic memcapacitive systems
A model of a simple elastic memcapacitive system is
discussed in Sec. II.E.3 of this review. Here, we would
36
Mechanisms of memcapacitance
G i leometr ca
• elastic
• Redox reactions
Permittivity-related
• charging
Permittivity switching
• ionic dopingDelayed response
• phase transitions• tunneling• ionic transfer
Spontaneously-polarized medium
• ferroelectricity
FIG. 39 Classification scheme of memcapacitance mecha-
nisms.
like to mention about a different elasticity-based mem-
capacitive system (Martinez-Rincon and Pershin, 2010)
whose schematics is shown in Fig. 41. In this realization,
the capacitor is formed by a strained membrane (upper
plate) and a flat fixed lower plate. In this model two
equilibrium states (up-bent and down-bent membrane)
coexist that can be used for a non-volatile storage of a bit
of information. The possibility of switching between the
two states as well as chaotic behavior of such a system in
a certain range of parameters has also been demonstrated
(Martinez-Rincon and Pershin, 2010). For reference, we
provide the model of strained membrane memcapacitive
system in the table XII.
3. Other geometrical memcapacitive systems
There are other possible realizations of geometrical
memcapacitive systems. In many memristive systems, for
example, the morphology of conducting regions changes
in time (Waser and Aono, 2007). Therefore, in addition
to a resistance change, the capacitance of such systems
changes as well. In particular, co-existence of memris-
tive and memcapacitive behavior has also been observed
in perovskite thin films (Liu et al., 2006) (see also figure
10).
B. Delayed-response memcapacitive systems
1. Superlattice memcapacitive systems
A solid-state memcapacitive system based on the slow
polarization rate of a medium between plates of a reg-
ular parallel-plate capacitor has been recently proposed
(Martinez-Rincon et al., 2010). The key idea is to use
non-linear electron transport (tunneling) for fast writ-
ing and long storage capabilities. Figure 42(a) shows a
particular example of memcapacitive system in which N
metal layers are embedded into an insulating material
between external capacitor plates. The structure is de-
signed in such a way that the electron transport between
external plates and internal layers is not possible. There-
fore, the internal charges Qk can only be redistributed
between the internal layers creating a medium polariza-
tion. Correspondingly, there is a constrain imposed on
the total internal charge:
N∑
i=1
Qi = 0. (93)
The capacitance of the total structure is given by
(Martinez-Rincon et al., 2010)
C =
q
VC
=
2C0
2 +
∑N
i=1 [∆− 2∆i−1] Qiq
. (94)
where ∆, ∆i are geometry-related parameters. The dy-
namics of the charge at a metal layer k is determined by
the currents flowing to and from that layer:
dQk
dt
= Ik−1,k − Ik,k+1, (95)
FIG. 40 Image of a two-state memcapacitive system con-
structed from MEMS, and its capacitance as a function of
applied voltage. From (Nieminen et al., 2002).
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Physical system Strained membrane memcapacitive system
Internal state variable(s) Displacement and velocity of upper plate,
x1 = z, x2 =
dz
dt
Mathematical description VC =
[
C0
1+
x1
d
]−1
q
dx1
dt
= x2
dx2
dt
= −ω20x1
[(
x1
z0
)2
− 1
]
− γx2 − q22ε0mS
System type Second-order charge-controlled memcapacitive system
TABLE XII Model of strained membrane memcapacitive system. Here, C0 = ε0S/d, S is the plate’s area, d is the separation
between the bottom plate and middle position of the membrane, ω0 is the natural angular frequency of the system, γ is a
damping coefficient representing dissipation of the elastic excitations, and m is the upper plate’s mass (Martinez-Rincon and
Pershin, 2010).
0
1
FIG. 41 Strained membrane memcapacitive system. The top
plate of a regular parallel-plate capacitor is replaced by a flexi-
ble strained membrane. Because of two equilibrium positions
of the membrane (whose potential energy can be modeled
by a double-well potential), stable high and low capacitance
configurations are possible in such a system. Both configura-
tions are perfectly stable providing a non-volatile information
storage capability. However, since the system is bistable, an
analog value can not be stored in such a device.
where Ik,k+1 is the tunneling electron current flowing
from layer k to layer k+ 1 (for more details see reference
(Martinez-Rincon et al., 2010)). It follows from equa-
tions (93,94,95) that such a superlattice memcapacitive
system is an N−1 order charge-controlled memcapacitive
system. Table XIII presents summary of the superlattice
memcapacitive system.
Simulations of a two-layer memcapacitive system with
symmetrically positioned internal layers is depicted in
figure 43. Interesting features of this memcapacitive sys-
tem include non-pinched q − VC hysteresis loop (figure
43(c)), and both negative and diverging capacitance (fig-
ure 43(d)). Moreover, since electron tunneling between
the layers is accompanied by energy loss, the memca-
pacitive system is dissipative (figure 43(e)). Using a set
of non-linear resistors and usual capacitors, an equiva-
lent model of the given memcapacitive system can be
formulated (see figure 42(b)). This is an example of the
situation - anticipated in section II.H - in which a memca-
pacitive system can be constructed from classical circuit
elements. We re-iterate here that this is not a trivial
point because one can use a unified set of equations, (4)
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FIG. 42 (a) Schematics of a superlattice memcapacitive sys-
tem. A superlattice medium consisting of N metal layers
embedded into an insulator is inserted between the plates of
a parallel-plate capacitor. ±q and Qk are charges on external
plates and on internal metal layers, respectively. (b) Equiv-
alent circuit model of N -layer memcapacitive system. From
(Martinez-Rincon et al., 2010).
and (5), describing a single memory system to represent
a complex functionality as that reported here.
2. Ionic memcapacitive systems
Memcapacitive behavior can be observed also in cer-
tain ionic systems because of their relatively slow di-
electric response. A typical nanopore sequencing setup
(Branton et al., 2008; Zwolak and Di Ventra, 2008) is
an example of such a system. Let us then consider two
chambers with ionic solution separated by a membrane
with a nanopore (Krems et al., 2010). When a varying
voltage is applied to electrodes located in different cham-
bers, ions redistribute with a time lag affecting the total
system capacitance. In particular, it has been shown
(Krems et al., 2010) that the ac response of such a sys-
tem demonstrates non-pinched q − VC hysteresis loops,
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Physical system Superlattice memcapacitive system
Internal state variable(s) Charges on internal metal plates,
xi = Qi (i = 1, ..., N − 1)
Mathematical description VC =
1+
∑N−1
i=1 [∆N−1−∆i−1]
xi
q
C0
q
dxk
dt
= Ik−1,k − Ik,k+1
System type (N − 1)-order charge-controlled memcapacitive system
TABLE XIII Superlattice memcapacitive system. Here, N is the number of the embedded internal metal layers.
and both negative and divergent capacitance. Moreover,
the equivalent scheme of this setup can also be modeled
using a set of classical circuit elements (Krems et al.,
2010). Since nanopores are ubiquitous on membranes
of biological cells (e.g., the nerve cells) we expect these
phenomena to be observable (at appropriate frequencies)
even in those cases. We are not aware, though, of either
theoretical or experimental work along these lines.
C. Permittivity-switching memcapacitive systems
1. Polymer-based memcapacitive systems
An analog memory capacitor has been reported in ref-
erence (Lai et al., 2009). In this work the programmable
capacitance was achieved in a field-configurable doped
polymer, in which the modification of ionic concentra-
tions induces a nonvolatile change in the polymer dielec-
tric properties. Several device structures were investi-
gated and two of them are shown in figure 44. In both
structures, the RbAg4I5 ionic conductor functions as an
ionic source. It contains Ag cations having a higher mo-
bility and iodine anions whose mobility is lower and, in
a polymer, is of a threshold type. The latter is because
the iodine anions, having a much larger radius, can form
a large ionic complex I−3 , and/or chemically bond with
the MEH-PPV polymer used in the memory capacitor.
Negative voltage pulses above a threshold were used to
inject iodine anions into the polymer, while positive volt-
age pulses (above the threshold) were used to extract io-
dine anions from the polymer. Some of Ag cations follow
the iodine anions because of electrostatic interactions.
When in the polymer, the anions and the cations form
ionic dipoles increasing the polymer permittivity and de-
vice capacitance (Lai et al., 2009). Since a voltage above
a threshold is needed to overcome the ionic bonding with
the polymer, the devices provide reasonably nonvolatile
memory characteristics (Lai et al., 2009). In particular,
it has been reported that after the analog capacitance
was configured to a certain value, it changed by less then
10% under continuous reading for 5 days.
2. Phase-transition memcapacitive systems
During the process of a metal-to-insulator transition
(MIT) both resistance (as we discussed in section III.D)
and dielectric properties (Driscoll et al., 2008; Qazilbash
et al., 2007) are affected. This latter property was used
to fabricate a memory metamaterial in which a persis-
tent electrical tuning of a resonant frequency was demon-
strated (Driscoll et al., 2009b). In this particular case,
vanadium dioxide has been used as the memory material
undergoing the MIT, which we have discussed in sec-
tion III.D in the context of memory resistance. In the
experimental setup, a split-ring resonator array was pat-
terned on a 90-nm thin film of vanadium dioxide con-
nected by two electrodes to a voltage source. The de-
vice was mounted on a temperature-controlled stage and
a temperature of 338.6 K was selected. At this tem-
perature, the slope of the resistance as the function of
temperature is the steepest because of the proximity to
the MIT. Therefore, even small amplitude voltage pulses
have a notable effect on material characteristics (Driscoll
et al., 2009b). Such electrical pulses directly applied to
vanadium dioxide were used to modify its dielectric prop-
erties. The latter ones were registered by measuring the
modification of the resonant frequency of the split-ring
resonator array.
Figure 45(a) demonstrates the experimentally mea-
sured increase in the metamaterial capacitance with each
applied voltage pulse. As the input power per pulse in-
creases with pulse number (see figure 45(b)), the MIT
in vanadium dioxide progresses causing the permittivity
increase. Overall, the resonant frequency can be red-
shifted by as much as 20% from its spectral maximum
at ω0 = 1.65THz (Driscoll et al., 2009b). It is also
worth noting that the effective circuit model of split-ring
resonator deposited on vanadium dioxide involves both
memristive Rm and memcapacitive Cm elements (figure
45). As already anticipated, memristive and memcapac-
itive properties co-exist very often, and in the metama-
terial configuration (Driscoll et al., 2009b) they play to-
gether an important role in the device operation.
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FIG. 43 (a) The charge on internal metallic layers and superlattice memcapacitive system plates as a function of time t. (b)
Voltage on memcapacitive system, VC , as a function of time t. Charge-voltage (c) and capacitance-voltage (d) plots. (e)
Added/removed energy as a function of time t. These plots were obtained using the parameter values V0 = 7.5V, f = 10kHz,
d = 100nm, δ = 66.6nm, S = 10−4m2, εr = 5, U = 0.33eV, R = 1Ω. From (Martinez-Rincon et al., 2010).
FIG. 44 Programmable device capacitances as a function of the applied voltage for the device structures shown in the insets.
A better device performance is achieved when a 3-nm-thick SiO2 insulating layer blocking the leakage current is inserted as in
(b). Reprinted with permission from (Lai et al., 2009). Copyright 2009, American Institute of Physics.
FIG. 45 Electrical tuning of a metamaterial: (a) Modification of resonance frequency and capacitance by electrical pulses
of increasing power (b). (c) Equivalent circuit model in which split-ring resonator (SRR) is described by traditional circuit
elements L, R, C0 and vanadium dioxide material is represented by symbols of memristor Rm and memcapacitor Cm. From
(Driscoll et al., 2009b). Reprinted with permission from AAAS.
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D. Spontaneously-polarized medium memcapacitive
systems
1. Ferroelectric memcapacitive systems
Another interesting concept is the use of ferroelec-
tric materials (Dawber et al., 2005; Lang, 2006; Valasek,
1921) as the dielectric medium of a memory capacitor.
Ferroelectric materials are composed of domains with a
non-zero average electrical polarization. The polarization
of ferroelectric materials shows hysteresis as a function
of electric field, revealing two well-defined polarization
states. These states are used in the ferroelectric random-
access memory (RAM) technology (Scott and Paz de
Araujo, 1989) having functionality similar to Flash mem-
ory.
Experimentally, when ferroelectric materials are in-
serted into capacitor structures, a hysteretic C−V behav-
ior is observed (see, for example, references (Cagin et al.,
2007; Ducharne et al., 2007; Kholkin et al., 2002; Kim
et al., 2007c)). In particular, in figure 46 we plot the
polarization-voltage and capacitance-voltage character-
istics of metal-ferroelectric-metal capacitor Pt/PZT/Pt
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FIG. 46 Ferroelectric behaviour of Pt/PZT/Pt thin film ca-
pacitors. Polarization-electric field and capacitance-voltage
measurements are plotted. From (Cagin et al., 2007).
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FIG. 47 (a) Schematic of MOS capacitor with embedded ger-
manium nanocrystals. (b) High-resolution transmission elec-
tron microscopy image of an isolated Ge nanocrystal with a
mean size of 8.5nm. (c) C−V curves measured after applying
a stress bias. (b) and (c) are reprinted from (Kanoun et al.,
2006), Copyright 2006, with permission from Elsevier.
where PZT is (Pb,Zr)TiO3 (Cagin et al., 2007). In this
plot, the C − V curve demonstrates the characteristic
“butterfly” shape related to ferroelectric material and
can be thus characterized as a type-II memcapacitive
system (cf. figure 2). In this experiment, the dielec-
tric constant of the PZT film ranged from εr = 83ε0 to
330ε0, where ε0 is the vacuum permittivity. The peak ca-
pacitance occurring at ±2.5V corresponds to the coercive
field of the ferroelectric material.
E. Other memcapacitive systems
1. MOS capacitors with nanocrystals
Metal-Oxide-Semiconductor (MOS) structures with
embedded nanocrystals (figure 47(a)) have been much in-
vestigated recently (Choi et al., 2008a; Dimitrakis et al.,
2003; Kanoun et al., 2006; Kim et al., 2002, 2001; King
et al., 2001; Kobayashi et al., 1997; Lee et al., 2006; Li and
Liu, 2010; Shi et al., 1998; Su et al., 2005; Wang et al.,
2004a,b; Zhu et al., 2007). These devices are promising
candidates to replace floating-gate Flash memory. The
latter, in fact, has long programming times and poor en-
durance. Many different materials such as Si (Dimitrakis
et al., 2003; Kim et al., 2001; King et al., 2001; Shi et al.,
1998; Su et al., 2005; Tiwari et al., 1996), Ge (Kanoun
et al., 2006; Kim et al., 2002, 2001; Kobayashi et al.,
1997; Lee et al., 2006; Wang et al., 2004b), SiGe (Li and
Liu, 2010; Zhu et al., 2007), Au (Paul et al., 2003) and
Ag (Wang et al., 2004a) have been considered as candi-
dates for the nanocrystals that store charge. Currently,
Ge nanoscrystals seem to be the most promising ones
because of a better data retention due to the smaller
band-gap compared to Si (Lee et al., 2006).
It is known that C−V curves of usual MOS capacitors
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FIG. 48 Classification scheme of meminductance mecha-
nisms.
demonstrate a non-linear behavior (Nicollian and Brews,
2002) (see the ”Virgin” line in figure 47(c)). Nanocrystals
added to a MOS structure (an actual Ge nanocrystal
image is shown in figure 47(b)), provide a mechanism
controlling the displacement of the C − V curve. When
charge is transferred to nanocrystals, the C − V curve
shifts by the amount ∆VFB determined according to the
equation (Kanoun et al., 2006; Tiwari et al., 1996)
∆VFB =
−qnD
εox
(
tCO +
1
2
εox
εGetdot
)
, (96)
where q is the elementary charge, n is the number of
charges per nanocrystal, D is the density of Ge nanocrys-
tals, tCO is the control oxide thickness, tdot is the mean
diameter of Ge nanocrystals, εGe and εox are dielectric
permittivities of Ge nanocrystals and oxide, respectively.
Figure 47(c) demonstrates displacement of C − V curves
induced by positive and negative stress biases.
From the point of view of memory elements, the
amount of transferred charge n plays the role of the state
variable defining the capacitance C (V, n). The dynamics
of n can be described by a rate equation. However, the
total equivalent scheme of such device should include a
resistor in series with a capacitor as charge transfer to
nanocrystals involves also dissipation processes. Indeed,
such an equivalent resistor-capacitor circuit of MOS ca-
pacitors with nanocrystals was recently discussed (Kwok,
2008). Therefore, MOS capacitors with nanocrystals do
not manifest a purely memcapacitive behavior, although
the memcapacitive component in these devices seems to
be the dominant one. This is thus an example of a com-
bined system as those discussed in section II.G.
V. MEMINDUCTIVE SYSTEMS
We are now left to consider systems that show memin-
ductive behavior. These are systems whose inductance
depends on the past dynamics and which can store en-
ergy. In this case, the energy stored may be a combina-
tion of magnetic energy and energy due to other degrees
of freedom (e.g., elastic kinetic energy). Similar to the
case of memcapacitive systems, memory effects in induc-
tors can originate from a geometrical variation of their
structure, or be related to their permeability (see figure
48). Although at the present time meminductors and
meminductive systems are the least studied members of
the family of circuit elements with memory, there are
nonetheless several interesting examples of such devices,
and owing to their practical importance, we expect more
will be discovered/designed in the future. Moreover, sev-
eral SPICE models of meminductive systems have been
suggested (Biolek et al., 2010a). Below, we overview ex-
perimental realizations of meminductive systems based
on the bimorph effect, introduce a model of an elastic
meminductive system, and discuss some other possible
realizations of these elements.
A. Geometrical meminductive systems
1. Bimorph meminductive systems
Like for memcapacitive systems’ realizations, the
micro-electro-mechanical system (MEMS) technology
provides an opportunity to fabricate devices whose op-
eration is based on an interplay of mechanical, electri-
cal, magnetic and thermal properties. Several designs
of inductors based on tunable MEMS that employ the
bimorph effect (Chu et al., 1993) have been reported
(Chang and Sivoththaman, 2006; Lubecke et al., 2001;
Zine-El-Abidine et al., 2004). The bimorph effect refers
to composite materials that show electrothermal actua-
tion, namely they show reversible mechanical deforma-
tion under electrothermal effects. The tunability of the
inductors based on this effect is then achieved by the dif-
ference in thermal expansion coefficients of the two mate-
rials forming the inductor. When a voltage is applied to
such a structure, its temperature changes due to heating
and the structure deforms in a controllable manner. As
a finite time is required for heating and cooling, the in-
ductance is history-dependent. Therefore, such a device
behaves as a meminductive system.
Two experimental designs of bimorph-effect based me-
minductive system are shown in figure 49(a) and figure
50(a). The first structure (figure 49(a)) consists of two
inductors (fabricated of gold/silicon nitride bi-layer) con-
nected in parallel. The outer loop inductor is fixed by
nitride beams while the inner inductor is free to move.
The heating of the structure by current causes the inner
inductor to deflect downwards changing the structure’s
inductance. A variation of the inductance as much as
8% was reported (Zine-El-Abidine et al., 2004). A larger
tuning range of 32% is achieved in the structure shown
in Figure 50(a). Here, the meminductive system is made
of an amorphous-silicon/aluminum (a-Si/Al) coil. Figure
50(a) shows that an applied dc voltage flattens the initial
3D structure.
The modeling of such meminductive systems should be
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FIG. 49 (a) An SEM image of a two-layer gold/silicon nitride meminductive system. The inner inductor deflects down as
current heats the structure. (b) Inductance versus frequency curves showing a tuning range of 8%. From (Zine-El-Abidine
et al., 2004) ( c©2004 IEEE).
(a) (b)
FIG. 50 (a) Schematic cross section and micrograph image of an a-Si/Al meminductive system and (b) its L − f curves. In
(a) one sees that the meminductive system is 3D at 0V applied bias and completely flat at 2V. An inductance tuning of 32%
is reported for this structure. From (Chang and Sivoththaman, 2006) ( c©2006 IEEE).
based on the heat transfer equation, similar to the case of
thermistors (see section III.A). In the simplest case, we
can assume that the device state is defined by a single
temperature T , that is,
φ (t) = L (T ) I (t) , (97)
where φ (t) is the magnetic flux piercing the inductor,
I(t) is the current that flows in it, and T satisfies
Ch
dT
dt
= RI2 + δ (Tenv − T ) (98)
where Ch is the heat capacitance, δ is the dissipation
constant of the device, and Tenv is the background (envi-
ronment) temperature. It follows from equations (97,98)
that meminductive systems based on the bimorph effect
are first-order current-controlled meminductive systems.
Moreover, since the state function (equation (98)) and
the response function (equation (97)) are even functions
of the current, these systems (under these simplified as-
sumptions) should exhibit type-II hysteresis loops under
a periodic stimulus (see figure 2). Table XIV summarizes
properties of bimorph meminductive systems.
2. Elastic meminductive system
A model of meminductive system whose operation is
based on an interplay of elastic forces with current-
current interaction can be found in Sec. II.F.3 of this
review.
43
Physical system Bimorph meminductive system
Internal state variable(s) Temperature, x = T
Mathematical description φ = L(x)I
dx
dt
= C−1h RI
2 + C−1h δ (Tenv − x)
System type First-order current-controlled meminductive system
TABLE XIV Bimorph meminductive system.
B. Other meminductive systems
Having discussed geometry-based meminductive sys-
tems, we now turn to other possible realizations that, as
it was mentioned above, can be based on peculiarities in
the permeability response. In particular, a meminductive
behavior can be realized using the core material whose
response to the applied magnetic field depends on its his-
tory. As an example, we can think about ferromagnetic
materials exhibiting a magnetic hysteresis such as iron or
iron-based alloys. Such inductors can be easily realized in
practice, and the desired orientation of the ferromagnetic
core easy axis with respect to the coil direction can be
selected (Vroubel et al., 2004). Moreover, a mathemat-
ical framework to model iron-core inductors is reported
in (Matsuo et al., 1999). As of now, however, a clear
connection of such inductors with the theory of mem-
ory elements has not been developed. In addition, mem-
ory effects in inductance (such as lagging) were revealed
in the context of superconducting circuits (Shevchenko
et al., 2008). An interesting - yet unexplored - direc-
tion is to employ field-induced ion motion in solid state
electrolytes for non-volatile realizations of meminductive
systems.
VI. OTHER SYSTEMS WITH MEMORY
In this section we consider several systems with mem-
ory that can not be categorized as pure memristive, mem-
capacitive or meminductive systems. Structural peculiar-
ities of such devices (such as, for example, the presence of
a third terminal or complex behavior) require a more in-
volved description containing, in some cases, several basic
circuit elements. For example, the equivalent structure of
Josephson junctions considered below involves four dif-
ferent elements: resistor, capacitor, non-linear inductor
and memristor. However, our goal here is not to provide
a complete list of complex device structures with mem-
ory. Rather, we want to discuss some important examples
that are presently investigated for practical applications,
and show the wide variety of systems where memory may
occur.
A. Three-terminal devices
1. Electrochemical cell “memistor”
A transistor-like three-terminal structure, that was
named memistor (not to be confused with the term
“memristor” we have employed so far), was designed by
Widrow and co-workers (Widrow, 1960; Widrow and An-
gell, 1962) in the early sixties for demonstration in neu-
ral networks. In Widrow’s memistor, the resistance be-
tween two of the terminals was controlled by the time
integral of the current in the third terminal (Widrow,
1960). The particular realization of the memistor em-
ployed the phenomenon of “electroplating” whereby the
amount of metal deposited on a resistive substrate is de-
termined by the control current. In the first successful
attempt, a memistor was realized using electroplating of
copper from a copper sulfate-sulfuric acid bath upon an
ordinary pencil lead (Widrow, 1960).
2. Solid-state “memistor”
A solid-state realization of the memistor was reported
by Thakoor et al. (Thakoor et al., 1990) in 1990. In
the solid-state memistor device schematically shown in
figure 51(a), the programming voltage is applied to the
gate electrode with respect to the two read electrodes
positioned at the bottom of the structure. The read elec-
trodes are separated by a layer of tungsten trioxide, WO3.
The resistance of tungsten trioxide was varied due to a
transfer of hydrogen ions H+ from a thin film of hydro-
scopic chromium oxide Cr2O3 into the WO3 active layer.
It was suggested that a redox reaction (with x describing
the amount of H+ ions transferred into WO3)
WO3 + xH
+ + ex→ HxWO3
converting the WO3 film into a conducting bronze during
“turn-on” and the reverse reaction during “turn-off” is
responsible for the variation of resistance (Thakoor et al.,
1990). The possibility of continuous analog programming
of resistance in a wide range of values from ∼ 105 to
∼ 109Ω was demonstrated. Experimentally measured
R(t) curves under programming conditions (see figure
51(a)) show a power-law relationship for the “turn-on”
process, and an exponential relationship for “turn-off”
process (Thakoor et al., 1990). Such a different form of
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FIG. 51 (a) Cross-section of a three terminal WO3 “memistor” device and its programming characteristics (Reprinted with
permission from (Thakoor et al., 1990). Copyright 1990, American Institute of Physics). (b) Schematic representation of
polymeric transistor with memory connected to a battery and (c) its I − V characteristics (Reprinted with permission from
(Berzina et al., 2009). Copyright 2009, American Institute of Physics).
“turn-on” and “turn-off” curves was related to a gener-
ated emf that is in the same direction with the applied
voltage in the “turn-off” process, and in the opposite
direction during the “turn-on” one, thus facilitating and
opposing ion transfer, respectively (Thakoor et al., 1990).
3. Polymeric transistor
In several recent papers (Berzina et al., 2009, 2010;
Erokhin et al., 2005; Smerieri et al., 2008) a polymeric
transistor with memory was investigated. Although the
demonstrated transistor is a three-terminal device, it was
called a memristor in some of these publications. Here,
in order to avoid confusion, we prefer to use the name
“transistor with memory” because of the three terminals
configuration.
The operation of polymeric transistors with memory is
based on the possibility to reversibly change the conduc-
tivity of the conductive polymer emeraldin base polyani-
line (PANI) between oxidized and reduced states using
ion drift in a solid electrolyte (LiCl was used in ini-
tial studies (Erokhin et al., 2005)). The observed varia-
tion of conductivity was about two orders of magnitude
(Erokhin et al., 2005) under bi-polar operational condi-
tions. In figure 51(c) we show an example of I −V curve
for a polymeric transistor with memory.
It is interesting that in such devices the I − V shape
is sensitive to electrolyte composition (Berzina et al.,
2010). On this ground, an optimal electrolyte compo-
sition was determined (Berzina et al., 2010). Moreover,
possible applications of polymeric transistor with mem-
ory in adaptive networks mimicking to some extent the
learning behavior of biological systems were suggested
(Erokhin et al., 2007) (see also section VII.B.1 where we
discuss applications of three-terminal devices in neuro-
morphic circuits).
B. Memristive component in Josephson junctions
In a realistic model of a Josephson junction (Chua,
2003), the latter is approximated by an equivalent scheme
shown in figure 52 involving a linear resistor R, linear ca-
pacitor C, non-linear inductor L and memristor M con-
nected in parallel (this model is also discussed in refer-
ence (Jeltsema and van der Schaf, 2010)). In this scheme,
the memristor takes into account a small current com-
ponent due to interference among quasi-particle pairs
(Chua, 2003). The current through the memristor (we
do not consider here the rest of the circuit since its mod-
eling is standard, see, e.g., (Likharev, 1979)) is given by
(Josephson, 1962; Overhauser, 2000)
IM = G0 cos (k0ϕ)V (99)
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FIG. 52 Equivalent scheme of Josephson junction involving
resistor, capacitor, non-linear inductor and memristor (Chua,
2003).
where G0 and k0 are device-related constants (Chua,
2003), and ϕ is the superconducting phase difference
across the junction.
Since in the ac Josephson effect the phase difference
evolves according to (e is the electron charge)
dϕ
dt
=
2eV
~
, (100)
the equation (99) results in
IM = G0 cos
2ek0
~
t∫
−∞
V (t′)dt′
V, (101)
which describes an ideal voltage-controlled memristor.
We thus see that Josephson junctions contain a mem-
ristive component. This component is however generally
small, and in most cases of practical interest it can be
neglected. Nevertheless, this example is important since
the memristive component in Josephson junctions is a
rare example of ideal memristor.
Physical system Josephson junction
Internal state variable(s) Phase difference, x = ϕ
Mathematical description I = G0 cos
(
2qk0
~
t∫
−∞
V (t′)dt′
)
V
System type Voltage-controlled memristor
TABLE XV Memristive component in Josephson junctions.
VII. APPLICATION OF MEMORY ELEMENTS
There are several already well established applications
of memory elements such as the use of thermistors or
tunable capacitors employing MEMS. Here, we would
like to focus instead on future potential applications.
Such future applications of memory circuit elements are
envisioned in both digital and analog domains. These
mostly concern memristive systems, while those involv-
ing memcapacitive and meminductive systems are still
at an early stage, even though certain applications dis-
cussed below (e.g., biologically-inspired circuits or logic)
could be equally realized with these classes of systems.
In the digital domain, applications of memristive sys-
tems involve non-volatile solid-state memory, signal pro-
cessing and programmable logic. Analog applications of
memristive systems are based on the possibility to con-
tinuously vary their physical response and, therefore, on
their ability to store more (theoretically infinite) infor-
mation than in the digital regime. In this respect, these
are related to analog signal processing, learning circuits,
programmable analog circuits and neuromorphic circuits.
Below we discuss such cases.
A. Digital applications
1. Digital memory
The digital binary non-volatile memory is the most
straightforward and developed application of memristive
systems. The current research efforts are primarily fo-
cused on this technological direction (Cagli et al., 2009;
Csaba and Lugli, 2009; Green et al., 2007; Karg et al.,
2008; Lian et al., 2010; Strukov and Williams, 2009b;
Vontobel et al., 2009; Wu et al., 2005; Zhuge et al., 2010).
It is expected that the resistive random access memory
(ReRAM) may replace Flash memory (Lai, 2008) in some
years. Physically, a bit of information can be easily en-
coded in the memristive system’s state assigning, for ex-
ample, the low resistance state to 1 and the high resis-
tance state to 0. Moreover, the possibility of continuous
variation of device’s resistance offers an opportunity for a
multistate memory cell (Moreno et al., 2010; Nagashima
et al., 2010).
In table XVI we compare some basic technical charac-
teristics of NAND (not AND gate-type) Flash memory
and nanoionic ReRAM (ITRS. The International Tech-
nology Roadmap for Semiconductors - ITRS 2009 Edi-
tion. http://www.itrs.net). Most of the demonstrated
nanoionic ReRAM parameters are extracted from Ref.
(Dietrich et al., 2007) that reports fabrication of 2-Mbit
CBRAM (Conductive Bridging Random Access Mem-
ory) utilizing 90nm technology. In this architecture, each
memory cell contains one transistor and one memris-
tive junction based on formation/disruption of a con-
ductive bridge formed by Ag atoms in a germanium se-
lenide chalcogenide material. The main advantage of
ReRAM over Flash memory is in the significantly shorter
read/write times. In addition, ReRAM technology is
suitable for higher integration density circuit architec-
ture by using a stack of crossbar arrays. The drawbacks
of ReRAM include a low read voltage and relatively high
write energy.
A single crossbar array ReRAM architecture is called
CMOL (Heath et al., 1998; Likharev and Strukov,
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2005) (Cmos+MOLecular-scale devices) combining a sin-
gle crossbar layer (see figure 53(a)) with a conven-
tional CMOS (complementary metal oxide semiconduc-
tor) layer. In the recently suggested three-dimensional
extension of CMOL technology (Strukov and Williams,
2009b), a single CMOS layer is located underneath mul-
tiple crossbar layers separated by translation layers (fig-
ure 53(b)). In such an architecture, each memristive
element can be accessed via a unique four-dimensional
address (for a single crossbar layer, the address is two-
dimensional) (Strukov and Williams, 2009b).
As we have noted in section III.B, the implementation
of crossbar array memory may be complicated as a cross-
bar array represents a resistive network so that the cur-
rent between any two selected word and bit lines can flow
through many memristive devices. One of the approaches
to overcome this problem is to use individual access de-
vices such as diodes or transistors. Another approach
was recently suggested by Wang and co-authors (Wang
et al., 2010a). In order to write information into a spe-
cific cell, they propose to apply V/2 and −V/2 voltages
to the corresponding word and bit lines and zero voltage
to all other lines. In this way, only the selected cell will be
subjected to V voltage amplitude and all others cell will
experience ±V/2 or 0 bias. Assuming that the switching
occurs when the applied voltage amplitude is above V/2,
the change of only selected cell becomes possible. A neg-
ative side of this approach is that the current still will
flow through all memristive elements connected to two
selected lines dramatically increasing the power dissipa-
tion when utilizing many-elements crossbar arrays.
A detailed overview of emergent storage memory tech-
nologies can be found in the review paper (Burr et al.,
2008).
2. Logic
Another important application of memristive systems
is in the field of digital logic circuits. On the one hand,
memristive systems can serve as configuration bits and
switches in a data routing network, and on the other
hand they can be used to perform logic operations. In
particular, Strukov and Likharev (Strukov and Likharev,
2005, 2007) have shown the potential of using CMOL cir-
cuits in the areas of field-programmable gate arrays (FP-
GAs) (Strukov and Likharev, 2005) and image process-
ing (Strukov and Likharev, 2007). The efficiency analysis
shows that memristive FPGAs are much faster and more
energy efficient in comparison with similar traditional de-
vices based on CMOS technology (Cabe and Das, 2009).
Hybrid reconfigurable logic circuits (Xia et al., 2009),
and logic circuits with a “self-programming” capability
(Borghetti et al., 2009) (namely, with a capability of
a circuit to reconfigure itself) were demonstrated. In
both works, titanium-dioxide thin-film memristive sys-
tems were used as basic device structures.
In stateful logic architecture, the “state” of the mem-
ristive system acts as both a logic gate and a latch (bi-
stable circuit element capable to hold one bit of informa-
tion). The concept of crossbar latch was discussed in ref-
erence (Kuekes et al., 2005) where a device storing a logic
value, enabling logic value restoration and inversion was
demonstrated. It was concluded that such functionality,
in combination with resistor/diode logic gates, enables
universal computing (Kuekes et al., 2005), namely given
a description of any other computer or program and some
data, it can perfectly emulate this second computer or
program. Recently, Borghetti et al. have experimentally
demonstrated a realization of material implication and
NAND operation with memristive elements (Borghetti
et al., 2010). In addition, Lehtonen and Laiho (Lehtonen
and Laiho, 2009; Lehtonen et al., 2010) have analyzed
how many additional memristive elements, in addition
to memristive systems holding initial values, are needed
to compute any Boolean function. Their conclusion is
that two memristive systems indeed suffice to compute
all Boolean functions (Lehtonen et al., 2010).
To understand logic operations with memristive sys-
tems, let us consider a realization of material implication
shown in figure 54. In this circuit, voltages |Vcond| <
|Vset| are used in circuit operation, state 0 corresponds to
the high-resistance state of memristive systems, and state
1 is the low-resistance state, and the memristive systems
are connected to a load resistor. The circuit operation is
based on the threshold-type behavior of experimentally
realizable memristive systems (see, e.g., the equation for
x˙ in table VI). The calculation result is stored in m2.
First of all, we note that the amplitudes of Vcond and
Vset are selected in such a way that the voltage on m1
never exceeds the threshold. Therefore, the state of m1
remains unchanged. When m1 is in the high resistance
state (m1=0) and Vcond and Vset are applied, the voltage
on m2 exceeds the threshold leading to the transition of
m2 from 0 to 1. However, under the same conditions but
with m1=1, the voltage drop on m2 is reduced and the
transition of m2 from 0 to 1 is prohibited. Symbolically,
material implication operation can be expressed as
(m1 → m2) = m2, (102)
namely the logic operationm1 → m2 is stored inm2. Ma-
terial implication - together with the possibility of reset
(by changing polarity of Vset) - are functionally complete,
thus providing an opportunity to compute any Boolean
function (Lehtonen and Laiho, 2009).
However, to the best of our knowledge, the actual se-
quences of operations to realize other logic gates were
not reported anywhere in the literature. Therefore, be-
low we provide the realization of the basic logic functions
NOT, OR, and AND. In these operations, an additional
work memristive element m3 is used, which is also used
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Property NAND Flash Nanoionic ReRAM
Year/status 2009 2024 Demonstrated Best projected
Feature size F (nm) 90 18 90 5-10
Cell area 5F2 5F2 8F2 8/5F2
Read time 50 ns 8ns <50ns <10ns
Write/Erase time 1/0.1ms 1/0.1ms 5ns/5ns <20ns
Retention time >10y >10y >10y >10y
Write cycles >1E5 >1E5 >1E9 >1E16
Write operating voltage (V) 15 15 0.6/-0.2 <0.5
Read operating voltage (V) 2 1 0.15 <0.2
Write emergy (J/bit) >1E-14 >1E-15 5E-14 1E-15
TABLE XVI Current and projected characteristics of NAND Flash memory and nanoionic ReRAM from the ITRS 2009
edition (ITRS. The International Technology Roadmap for Semiconductors - ITRS 2009 Edition. http://www.itrs.net). Here,
F is the smallest lithographic dimension.
(a)
(b)
 
FIG. 53 (a) Single crossbar array and its equivalent circuit representation. (b) Three-dimensional hybrid CMOS/crossbar
circuit and its equivalent circuit diagram. We note that in this case each crossbar layer has a connectivity pattern different
from that in (a). Reprinted with permission from (Strukov and Williams, 2009b).
to store the results.
NOT(m1) = m2 : m2 = 0; (m1 → m2) = m2,
(103)
OR(m1,m2) = m2 : m3 = 0; (m1 → m3) = m3;
(m3 → m2) = m2, (104)
AND(m1,m2) = m2 : m3 = 0; (m2 → m3) = m3;
(m1 → m3) = m3;m2 = 0; (m3 → m2) = m2.
(105)
Based on material implication, an algorithm for adding
two numbers was suggested (Lehtonen and Laiho, 2009).
However, this operation requires a large number of steps.
In order to overcome this deficiency, the present authors
have suggested a modification of the circuit shown in Fig.
54 by adding a memcapacitive element (Pershin and Di
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0 0 1
0 1 1
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FIG. 54 Material implication with memristive systems. State
0 (“false”) corresponds to the high-resistance state of mem-
ristive system, and state 1 (“true”) is the low-resistance state.
The triangle symbols indicate the external driver circuits that
set the voltages Vcond and Vset. The memristive systems are
connected to a load resistor. Memristance m1 value does not
change from its initial state during operation, while memris-
tance m2 changes according to the value of m1. The final
result is stored in m2. All this is indicated by the symbol
(m1 → m2) = m2, namely the material implication logic op-
eration (m1 → m2) is stored (=) into m2. Adapted from
(Lehtonen and Laiho, 2009) ( c©2009 IEEE).
Ventra, 2010c). In such a configuration, ”input” mem-
ristive systems can be distinguished from ”output” ones.
The operation of the modified circuit is based on charging
the memcapacitive system through the input memristive
system and discharging it through output ones. This pro-
tocol requires smaller number of steps to perform both
main logic and arithmetic operations. In fact, the ba-
sic logic operations (NOT, AND, OR) as well as addi-
tion of two one-bit numbers were experimentally demon-
strated using memristor emulators (Pershin and Di Ven-
tra, 2010c) (see also section VII.B.5).
We would like to point out that several hybrid circuit
layouts were patented that could perform these types of
operations (see, e.g., references (Mouttet, 2006; Snider,
2004)). We also note that, since memory circuit elements
are intrinsically analog devices (they acquire a continuous
set of values within a certain range), they could also be
used to generate “fuzzy logic” (Klir and Yuan, 1995),
namely non-Boolean logic operations, such as statements
of the type (IF variable IS property THEN action), m1 >
m2, etc. However, we are not aware of any experimental
(or theoretical) work in this direction.
B. Analog applications
1. Neuromorphic circuits
Another potential exciting application of memristive
systems - and, possibly, the most important among ana-
log applications - is in neuromorphic circuits. Neuro-
morphic circuits are circuits whose operation is meant
to mimic that of the (human or animal) brain. In these
circuits, memristive systems (and possibly also memca-
pacitive systems) can be used as synapses whose role is
to provide connections between neurons and store in-
formation. As anticipated in section III.B.1, the small
size of solid-state memristive systems is highly benefi-
cial for this application since the density of memristive
systems in a chip can be of the same order of magni-
tude as the density of synapses in human brains (∼ 1010
synapses/cm2) (Snider, 2008). Therefore, using memris-
tive systems, the fabrication of an artificial neural net-
work of a size comparable to that of a biological brain
becomes possible.
An important feature of biological synapses is the
spike-timing-dependent plasticity (Bi and Poo, 1998;
Froemke and Dan, 2002; Levy and Steward, 1983;
Markram et al., 1997). In fact, when a post-synaptic
signal reaches the synapse before the action potential
of the pre-synaptic neuron, the synapse shows long-
term depression (LTD), namely its strength decreases
(smaller connection between the neurons) depending
on the time difference between the post-synaptic and
the pre-synaptic signals. Conversely, when the post-
synaptic action potential reaches the synapse after the
pre-synaptic action potential, the synapse undergoes a
long-time potentiation (LTP), namely the signal trans-
mission between the two neurons increases in proportion
to the time difference between the pre-synaptic and the
post-synaptic signals. These general features of biologi-
cal synapses can be implemented using different types of
memristive systems (Pershin and Di Ventra, 2010c). We
can distinguish three general approaches to STDP real-
ization in artificial neural networks: using an overlap of
asymmetric pulses (Parkin, 2010; Pershin and Di Ven-
tra, 2010c; Snider, 2008), employing additional CMOS
circuitry to track pulse timing (Jo et al., 2010), and
utilizing higher-order memristive systems with intrinsic
pulse-timing tracking capability (Pershin and Di Ventra,
2010c).
A model of such a higher-order memristive system that
is capable to track time separation between post- and pre-
synaptic action potentials was suggested by the present
authors in reference (Pershin and Di Ventra, 2010c). We
provide the model’s details in table XVII. In there, γ is a
constant, Vt is a threshold voltage, yt is a threshold value
of the internal variable y, τ is a constant defining the time
window of STDP. It is assumed that short (e.g., ∼ 1ms
width) pre-synaptic and post-synaptic square pulses of
the same polarity are applied to the second-order mem-
ristive system. According to the equation for RM = x1,
the memristance can change when |y| ≥ yt. The change
of y = x2 is described by an equation whose right-hand
side contains excitation terms involving θ-functions and a
relaxation term −y/τ . Therefore, after being excited, the
decay of the variable y occurs with a decay constant τ .
The particular combination of θ-functions in this equa-
tion defines the excitation rules: i) the excitation is pos-
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sible only when |V | > Vt and ii) the variable y excited
by a certain polarity of the voltage applied to the mem-
ristive system (V is given by a difference of pre-synaptic
and post-synaptic potentials) can not be re-excited by a
pulse of opposite polarity if |y| > yt. We also note that
the change in memristance described by the equations
in table XVII is constrained between Rmin and Rmax.
These constraints are similar to those previously reported
in table VI.
Experimentally, several circuits showing neuromorphic
behavior of different types and complexities were demon-
strated (Alibart et al., 2010; Choi et al., 2009; Jo et al.,
2010; Lai et al., 2010; Pershin and Di Ventra, 2010a).
These circuits were based on two-terminal (Choi et al.,
2009; Jo et al., 2010; Pershin and Di Ventra, 2010a) and
three-terminal (Alibart et al., 2010; Lai et al., 2010; Zhao
et al., 2010) memristive devices. Jo et al. (Jo et al.,
2010) have demonstrated a spike-timing-dependent plas-
ticity (STDP) using a crossbar array of Ag-based mem-
ristive synapses. In their architecture, CMOS elements
were used to analyze timing of pre- and post-synaptic
pulses in order to generate positive or negative memris-
tive device programming pulses. In figure 55 we show a
comparison of STDP of artificial synapses with changes
in excitatory post-synaptic current of rat hippocampal
neurons (Jo et al., 2010). Choi and co-authors (Choi
et al., 2009) have built a crossbar array of GdOx/Cu-
doped MoOx memory and demonstrated a weight sum
operation important for neural networks.
Three-terminal memristive devices employed in recent
experiments (Alibart et al., 2010; Lai et al., 2010) were
of a transistor structure in which the gate electrode was
typically used to induce resistance changes probed by a
current through two other electrodes. Lai and co-workers
(Lai et al., 2010) have demonstrated a synaptic transis-
tor showing STDP. They have used a conventional MOS
transistor structure with a conjugated polymer (MEH-
PPV) layer and a layer of ionic conductor RbAg4I5 placed
below the gate electrode. Peculiar features of their ex-
periments are paired spikes composed of 1ms positive and
1ms negative voltage pulses. In figure 56 an experimen-
tally measured STDP of such synaptic devices is demon-
strated. Alibart et al. (Alibart et al., 2010) have fabri-
cated a nanoparticle organic memory field-effect transis-
tor (NOMFET) whose memory response is due to charg-
ing gold nanoparticles embedded into a layer of pentacene
thin film. Using this NOMFET they have observed facil-
itating and depressing synaptic behavior. Possible draw-
backs of this approach include charge leaking limiting
retention time in the range of a few seconds to a few
thousand of seconds and high amplitude voltage (∼ 50V)
needed for circuit operation (Alibart et al., 2010). In a
recent paper (Zhao et al., 2010), a crossbar array archi-
tecture integrating optically-gated carbon nanotubes was
also suggested for neuromorphic applications.
Pershin and Di Ventra (Pershin and Di Ventra, 2010a)
have reported the experimental realization of a neu-
ral network based on memristor emulators (see sec-
FIG. 55 (a) Measured change in the synaptic weight ver-
sus spike separation. Inset: SEM image of the memristive
crossbar array, scale bar is 300 nm. (b) Measured change in
excitatory postsynaptic current of rat neurons after repetitive
correlated spiking versus relative spiking timing. Inset: im-
age of a hippocampal neuron (the image was adapted with
permission from reference (Bi and Poo, 1998)). Scale bar is
50 µm. Reprinted with permission from (Jo et al., 2010).
Copyright 2010 American Chemical Society.
tion VII.B.5 for their electronic scheme) demonstrating
associative learning. The neural network used in that ex-
perimental study contains two memristive synapses and
three neurons as shown in figure 57. Associative memory
is a fundamental property of the animal brain closely re-
lated to the so-called Pavlovian training (Pavlov, 1927)
in which a particular response to a given stimulus devel-
ops. The most notable experiment of associative memory
is that of a dog to which food is shown and, at the same
time, the tone of a bell is rang so that, with time, the
dog salivates at the ring of the bell only. In the electronic
three-neuron network described in reference (Pershin and
Di Ventra, 2010a), two input neurons were responsible for
the “sight of food” and “sound” events, while the output
neuron generated a “salivation” command.
Figure 58 demonstrates experimental results of the
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Physical system Artificial memristive synapse
Internal state variable(s) Resistance and timing variable, x1 = RM , x2 = y
Mathematical description I = x−11 V
dx1
dt
= γ [θ(V − Vt)θ(x2 − yt) + θ(−V − Vt)×
θ(−x2 − yt)]x2θ (x1 −Rmin) θ (Rmax − x1)
dx2
dt
= 1
τ
[−V θ(V − Vt)θ(yt − x2)−
V θ(−V − Vt)θ(x2 + yt)− x1]
System type Second-order voltage-controlled memristive system
TABLE XVII Memristive model of an artificial memristive synapse with timing-tracking capability (Pershin and Di Ventra,
2010c). All parameters are explained in the text.
(a) (b)
FIG. 56 (a) Synaptic transistor structure. (b) The relative changes of the postsynaptic currents measured after application of
120 pairs of temporally correlated pre- and post-synaptic spikes. From (Lai et al., 2010), copyright Wiley-VCH Verlag GmbH
& Co. KGaA. Reproduced with permission.
neural network operation. The functioning of the elec-
tronic circuits is essentially based on pulse overlapping.
When Input 1 is excited, the first neuron N1 sends for-
ward positive-polarity pulses that excite the third neuron
N3 which starts sending positive pulses in the forward
direction and negative pulses backward. If, at the same
time, the second neuron N2 is also excited, the overlap
of positive pulses from this second neuron and negative
pulses from the third neuron over S2 memristive synapse
results in a voltage on S2 exceeding its threshold. In this
way, the S2 resistance decreases, or, in other words, an
association develops.
If we return to figure 58 again, it clearly shows that, if
one starts with an untrained state of the synapse con-
necting the input “sound” neuron and output neuron
and exposes the neural network to “sight of food” and
“sound” signals simultaneously, then an association be-
tween “food” and “sound” develops and an output signal
is generated when only the “sound” input signal is ap-
plied. This is exactly the associative memory behavior
discussed above.
2. Quantum computing with memory circuit elements
Memcapacitive and meminductive systems may find
useful applications in electronic circuits with supercon-
ducting qubits (Clarke and Wilhelm, 2008; Zagoskin and
Blais, 2007). Since typical superconducting qubit cir-
cuits involve usual capacitors and inductors (Clarke and
Wilhelm, 2008; Zagoskin and Blais, 2007), certain mem-
capacitive and meminductive elements are ideal for such
circuits. What are the advantages of using memory ele-
ments in superconducting qubit circuits? One of many
possible applications is field-programmable quantum com-
puting that was recently discussed by the present authors
(Pershin and Di Ventra, 2010c). The idea is to replace
capacitive (inductive) elements that provide coupling be-
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FIG. 57 Artificial neural network for associative memory
composed of three neurons (N1, N2 and N3) coupled by two
memristive synapses (S1 and S2). The output signal is deter-
mined by input signals and strengths of synaptic connections
which can be modified when learning takes place. Reprinted
from (Pershin and Di Ventra, 2010a). Copyright 2009, with
permission from Elsevier.
tween different qubits by non-dissipative memcapacitive
(meminductive) elements, and introduce additional volt-
age sources to control the state of these memory elements.
In this way, the coupling strength between qubits can
be selected. If we consider N simultaneously interacting
qubits then a variation of coupling between two of them
will result in absolutely different interaction Hamiltoni-
ans thus leading to a different system evolution. Quan-
tum computation algorithms will thus benefit from such
novel quantum hardware functionality because of the
many (practically infinite) interaction schemes that can
be implemented within a single circuit architecture (Per-
shin and Di Ventra, 2010c). We would like to note, how-
ever, that for such application we envision memcapaci-
tive and meminductive elements that are non-dissipative
(at least within certain time scales), so that they do not
introduce additional qubit relaxation/decoherence.
It might be well to point out that Josephson junctions
coupled with nanomechanical resonators were studied in
the past (Buks and Blencowe, 2006; Cleland and Geller,
2004; Pugnetti et al., 2010; Zhang et al., 2009; Zhou and
Mizel, 2006). For example, it was shown in reference
(Cleland and Geller, 2004) that a nanomechanical res-
onator consisting of a piezoelectric crystal sandwiched
between split metal electrodes can be used to provide
coupling between phase qubits. Such a resonator has
signatures of a memcapacitive system in which elastic
vibrations plays an important role. However, the cou-
pling provided by the resonator is of a constant strength
(Cleland and Geller, 2004) and, therefore, it can not be
directly used for the field-programmable quantum com-
puting idea discussed above.
3. Learning circuits
Quite generally, a “learning circuit” is an electronic
circuit whose response at a given time adapts according
to signals applied to the circuit at previous moments of
time (Pershin et al., 2009). All three memory circuit ele-
ments are ideal components for such a circuit since they
provide non-volatile information storage and compatibil-
ity (as time-dependent devices) with other circuit ele-
ments. The present authors have recently suggested (Per-
shin et al., 2009) a learning circuit which mimics adap-
tive behavior of a slime mold Physarum polycephalum
from the group of amoebozoa. This work was inspired
by recent experimental observations on this unicellular
organism (Saigusa et al., 2008). These experiments have
shown that when Physarum polycephalum is exposed to
a pattern of periodic environment changes (of tempera-
ture and humidity), it “learns” and adapts its behavior
in anticipation of the next stimulus to come. We have
shown (Pershin et al., 2009) that such behavior can be
described by the response of a simple electronic circuit
as that shown in figure 59(a). The circuit is composed of
an LC contour and a memristive system in parallel with
the capacitor. The memristive system was described by
the equations presented in table VI that was introduced
in section III.B.4. This model takes into account the
non-linear memristance rate of change defined by two
parameters α and β (see also figure 59(a)).
Figure 59(b) represents simulation results of the re-
sponse of the circuit. When a periodic signal is applied
to the learning circuit, the voltage across the capacitor
significantly changes and can exceed the threshold volt-
age of the memristive system. This leads to an increase
in the resistance of the memristive system and, conse-
quently, in a smaller damping of the LC contour. There-
fore, the LC contour oscillations are maintained for a
longer period of time in analogy with the same type of
behavior observed when the amoeba is subject to peri-
odic environment changes.
Very recently, an electronic circuit (Driscoll et al.,
2010b) having a close similarity to the learning circuit in
Fig. 59(a) was experimentally implemented. In this cir-
cuit, a vanadium dioxide memristive system was placed
into an LC contour. It was demonstrated that the appli-
cation of specific frequency signals sharpens the quality
factor of its resonant response, and thus the circuit learns
according to the input waveform.
4. Programmable analog circuits
In programmable analog circuits, memristive systems
that operate under threshold conditions (as those de-
scribed in the previous section) can be used as digital po-
tentiometers (Pershin and Di Ventra, 2010d). The main
idea is to apply small amplitude voltages to memristive
systems when they are used as analog circuit elements,
and high amplitude voltage pulses for the purpose of re-
sistance programming. Since the state of memristive sys-
tem appreciably changes only when the voltage applied
to it exceeds a certain threshold (Strukov and Williams,
2009a), its resistance is constant in the analog mode of
operation, and changes by discrete values with each volt-
age pulse. Using this idea, several programmable ana-
log circuits demonstrating memristive system-based pro-
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FIG. 58 Development of associative memory. a, Signal patterns in an electronic circuit corresponding to the neural network
shown in figure 57. Such a circuit employs electronic neurons and electronic synapses (memristor emulators) (see reference
(Pershin and Di Ventra, 2010a) for more details). At the initial moment of time, S1 synapse is in a low-resistance state while
S2 synapse is in a high-resistance state. Correspondingly, in the first probing phase, when Input 1 and Input 2 signals are
applied without overlapping, the output signal develops only when Input 1 signal is applied. In the learning phase (see also b
for more detailed picture), Input 1 and Input 2 signals are applied simultaneously. According to Hebbian rule, simultaneous
firing of input neurons leads to development of a connection, which, in the present case, is a transition of the second synapse
S2 from high- to low-resistance state. This transition is clearly seen as a growth of certain pulses in the signal V3,in (voltage at
the input of third (output) neuron) in the time interval from 10.25s to 11s in b. In the subsequent probing phase, we observe
that “firing” of any input neuron results in the “firing” of output neuron, and thus an associative memory realization has been
achieved. The curves in a and b were displaced for clarity. Reprinted from (Pershin and Di Ventra, 2010a). Copyright 2009,
with permission from Elsevier.
gramming of threshold, gain and frequency were demon-
strated by these authors (Pershin and Di Ventra, 2010d).
5. Emulators of memristive, memcapacitive and meminductive
systems
All of the above mentioned programmable analog cir-
cuits were built using a memristor emulator (Pershin and
Di Ventra, 2010d) which is schematically shown in figure
60(a). It consists of a microcontroller-controlled digital
potentiometer whose resistance value is calculated by the
microcontroller using equations of a current-controlled or
voltage-controlled memristive system. For these calcula-
tions, the value of the voltage applied to the scheme is
provided by an analog-to-digital converter. Since vir-
tually almost any set of memristive system equations
can be pre-programmed, the memristor emulator offers
a unique opportunity to simulate memristive behavior in
electronic circuits.
Moreover, the present authors have suggested that spe-
cific circuits with memristive systems can emulate an ef-
fective memcapacitive and meminductive behavior (Per-
shin and Di Ventra, 2010b). The architecture of such cir-
cuits (see figure 60 (b,c)) is based on the gyrator scheme.
In both memcapacitive system and memindictive system
emulators, memory properties of the memristor emulator
described above are effectively transferred into an effec-
tive memcapacitive and meminductive response.
For instance, let us consider the circuit of memca-
pacitive system emulator depicted in figure 60 (b). In
this scheme, since the operational amplifier keeps nearly
equal voltages at its positive and negative inputs, the
voltage on the capacitor C1 is applied to the right termi-
nal of R. Therefore, we can think that an effective ca-
pacitor with a time-dependent capacitance C(t) is con-
nected to the right terminal of R, so that the relation
RC(t) = RM (t)C1 holds.
Let us assume that a voltage-controlled memristive
system is used in the memcapacitive system emulator.
Then, equations describing the effective memcapacitor
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FIG. 59 (a) Schematic representation of the learning circuit and sketch of the selected rate function f . The learning circuit
contains four two-terminal circuit elements: resistor R, inductor L, capacitor C and memristive system M . The function
f responsible for memristive system dynamics depends on the voltage applied to the system accordingly to f(V ) = −βV +
0.5(β − α) (|V + VT | − |V − VT |), where α and β are positive constants and VT is a threshold voltage. (b) Modeling of the
circuit response. This plot demonstrates that stronger and long-lasting responses for both spontaneous in-phase slowdown and
spontaneous in-phase slowdown after one disappearance of the stimulus (Saigusa et al., 2008) are observed only when the circuit
was previously “trained” by a periodic sequence of three equally spaced pulses as present in V2(t). The applied voltage V1(t)
is irregular and thus the three first pulses do not “train” the circuit (see reference (Pershin et al., 2009) for more details). The
lines were displaced vertically for clarity. From (Pershin et al., 2009).
are given by
C(t) = RM (V−VC ,x,t)C1R (106)
dVC
dt
= 1C1
V−VC
RM (V−VC ,x,t) , (107)
dx
dt
= f(V − VC , x, t), (108)
where V is the applied voltage and VC is the voltage on
the capacitor C1. In equations (106-108), VC acts as an
additional state variable of the effective memcapacitive
system. In fact, this is not surprising since the capacitor
C1 (in figure 60(b)) stores information in the form of
charge. Consequently, the order of the effective voltage-
controlled memcapacitive system exceeds the order of the
memristive system by one.
The operation of the meminductive system emulator
in figure 60(c) can be understood in a similar manner.
These emulators also show an interesting connection be-
tween the three memory elements. However, we need
to stress that since the memcapacitive system and me-
minductive system emulators involve an extra internal
resistance, they do not behave as single (perfect) memca-
pacitive or meminductive systems. Recently, Biolek and
Biolkova (Biolek and Biolkova, 2010) have suggested a
different scheme (mutator) transforming memristive be-
havior into memcapacitive one. Their approach utilizes
two operational transimpedance amplifiers operating as
the current conveyors. The suggested scheme responds
as an ideal memcapacitive system without an additional
resistance R as that shown in the equivalent scheme in
figure 60(b).
6. Other circuits
There are a few other memristive system-based ana-
log circuits discussed in the literature (Bray and Werner,
2010; Shima et al., 2009; Wey and Benderli, 2009). In
particular, an interesting method of using memristive
systems as passive electromagnetic switches was sug-
gested and analyzed by Bray and Werner (Bray and
Werner, 2010). Way and Benderli (Wey and Benderli,
2009) have simulated and analyzed an architecture of an
amplitude-modulation circuit. A circuit element combin-
ing diode and memory resistance properties, the switch-
able rectifier, was proposed and built by Shima et al.
(Shima et al., 2009). Their device based on Pt/TiOx/Pt
structure demonstrates a reproducible switching. Such a
circuit element can find useful applications in both ana-
log and digital domains.
Moreover, several authors have investigated chaotic
circuits with memristors (Bao et al., 2010; Bo-Cheng
et al., 2010; Itoh and Chua, 2008; Messias et al., 2010;
Muthuswamy and Kokate, 2009; Qi-Shui et al., 2010).
For the most part modified Chua’s oscillators (Madan,
1993; Matsumoto, 1984) were considered (Bao et al.,
2010; Bo-Cheng et al., 2010; Itoh and Chua, 2008;
Muthuswamy and Kokate, 2009). In such an approach,
the active nonlinear resistance element, Chua’s diode
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FIG. 60 Circuits simulating (a) memristive system, (b)
memcapacitive system and (c) meminductive system. Their
approximate equivalent circuits are shown on the right.
Reprinted from (Pershin and Di Ventra, 2010b) with permis-
sion from IET.
(Madan, 1993), is replaced by an active memristor (as we
show in figure 61) and novel features in chaotic behavior
are observed (Bao et al., 2010; Bo-Cheng et al., 2010; Itoh
and Chua, 2008; Muthuswamy and Kokate, 2009). An ac-
tive memristor is one for which Eq. (30) is not satisfied.
In fact, one such circuit was implemented experimentally
(Muthuswamy, 2010). We have, however, recently shown
that chaotic behavior does not require active memris-
tors and even a single memristive system driven by an ac
voltage can manifest chaos (Driscoll et al., 2010a). More-
over, chaos is observed when an ac-voltage is applied to
the bistable membrane memcapacitive system considered
in section IV.A.2 (Martinez-Rincon and Pershin, 2010).
Apart from interesting fundamental studies of non-linear
systems, the field of applications of such circuits includes
secure communications with chaos (Muthuswamy and
Kokate, 2009).
R
NRC2L C1
Chua’s circuit
R
MC2L C1
Memristor-based chaotic circuit
FIG. 61 Original Chua circuit and chaotic memristive circuit
using an active memristor (Muthuswamy and Kokate, 2009).
VIII. CONCLUSIONS AND OUTLOOK
In this review we have shown that memory effects are
ubiquitous in complex materials and nanoscale systems.
This memory manifests itself under several physical prop-
erties - related to charge, spin, and structural dynamics -
which, however, can be generally categorized as memris-
tive, memcapacitive and meminductive, or a combination
of these. The advantage of these elements is based on a
combination of a history-dependent behavior with prop-
erties of basic circuit elements - such as resistors, capac-
itors or inductors. The realization of this link between
the underlying physical properties that lead to memory
and their description in terms of memory circuit elements
opens up unprecedented opportunities in both fundamen-
tal science and applications, since it guides the discovery
of novel functionalities, inspires new concepts and con-
nections between apparently diverse fields, and in certain
cases it also allows a reconsideration of old concepts from
a totally new perspective. (Cagli et al., 2009)
We have provided a large set of examples of systems
where these memory effects are observed or expected.
Clearly, due to the necessary space limitations of this re-
view we are far from having exhausted all possible physi-
cal systems and devices that show these features. Indeed,
as we have also emphasized in this review, we firmly
think that due to the continued miniaturization of de-
vices, many more systems will be discovered that show
memory. This confidence is supported by the physical
fact that the change of state of electrons and ions is not
instantaneous, rather it generally depends on the past
dynamics.
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We have also discussed many applications, ranging
from information storage to learning/programmable cir-
cuits to biologically-inspired systems. In some cases, we
also expect that the cost of certain practical implemen-
tations of these elements should be relatively low in view
of their simple structure. It is thus not too unlikely that
some of the systems we have discussed in this review may
develop into commercially available products in the com-
ing years, and find their own niche of applications. We
therefore anticipate that novel exciting applications will
be developed with beneficial impact not only for technol-
ogy but also for fundamental science.
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